About the Execution of LoLA for FamilyReunion-COL-L00100M0010C005P005G002
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16179.056 | 1639520.00 | 6145162.00 | 714.40 | ????T?????????T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636268000410.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FamilyReunion-COL-L00100M0010C005P005G002, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636268000410
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 600K
-rw-r--r-- 1 mcc users 7.6K Apr 11 21:52 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Apr 11 21:52 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Apr 11 21:14 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 11 21:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 11 23:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Apr 11 23:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Apr 11 22:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Apr 11 22:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 24 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 140K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717155702440
FORMULA FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717157341960
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/FNDP) for 12 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/EQUN) for 12 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/SRCH) for 12 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 78 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 79 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 40706, Transitions: 36871
[[35mlola[0m][I] LAUNCH task # 82 (type SKEL/FNDP) for 70 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type SKEL/EQUN) for 70 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type SKEL/SRCH) for 70 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 82 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14 (obsolete)
[[35mlola[0m][I] FINISHED task # 82 (type SKEL/FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 83 (type SKEL/EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 59
[[35mlola[0m][W] findlow criterion violated for transition 64
[[35mlola[0m][W] findlow criterion violated for transition 63
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for transition 6
[[35mlola[0m][W] findlow criterion violated for transition 58
[[35mlola[0m][W] findlow criterion violated for transition 53
[[35mlola[0m][W] findlow criterion violated for transition 12
[[35mlola[0m][W] findlow criterion violated for transition 13
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 50
[[35mlola[0m][W] findlow criterion violated for transition 45
[[35mlola[0m][W] findlow criterion violated for transition 43
[[35mlola[0m][W] findlow criterion violated for transition 39
[[35mlola[0m][W] findlow criterion violated for transition 35
[[35mlola[0m][W] findlow criterion violated for transition 34
[[35mlola[0m][W] findlow criterion violated for transition 26
[[35mlola[0m][W] findlow criterion violated for transition 29
[[35mlola[0m][W] findlow criterion violated for transition 28
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for 19 clusters
[[35mlola[0m][I] Time for checking findlow: 12
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 86 (type SKEL/SRCH) for 12 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 86 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 723
[[35mlola[0m][I] fired transitions : 723
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,101 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 88 (type EXCL) for 49 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 116 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for 49 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 93 (type EQUN) for 49 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 3 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 88 AGEF EXCL 2/116 1/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 --
[[35mlola[0m][.] 91 EF STEQ 2/2682 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.] 93 EF STEQ 2/2682 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 3 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 88 AGEF EXCL 7/116 1/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 116 m, 23 m/sec, 115 t fired, .
[[35mlola[0m][.] 91 EF STEQ 7/2682 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.] 93 EF STEQ 7/2682 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 3 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 88 AGEF EXCL 12/116 1/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 1564 m, 289 m/sec, 1563 t fired, .
[[35mlola[0m][.] 91 EF STEQ 12/2682 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.] 93 EF STEQ 12/2682 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 88 (type EXCL) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2119
[[35mlola[0m][I] fired transitions : 2118
[[35mlola[0m][I] time used : 15
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 91 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 93 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 5 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 91 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 6 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 93 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 12 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 126 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 1 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 0/126 0/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 1 0 0 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF 3 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/120 2/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 5309 m, 1061 m/sec, 5335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 94 (type FNDP) for 70 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 97 (type EQUN) for 70 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 101 (type EQUN) for 49 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 94 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 97 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 10/126 2/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 8567 m, 651 m/sec, 11023 t fired, .
[[35mlola[0m][.] 101 EF STEQ 4/2518 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 15/126 3/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 12038 m, 694 m/sec, 17072 t fired, .
[[35mlola[0m][.] 101 EF STEQ 9/2518 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 97 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 20/126 3/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 15261 m, 644 m/sec, 23453 t fired, .
[[35mlola[0m][.] 101 EF STEQ 14/2518 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 25/126 4/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 18965 m, 740 m/sec, 31064 t fired, .
[[35mlola[0m][.] 101 EF STEQ 19/2518 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 30/126 4/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 23647 m, 936 m/sec, 39051 t fired, .
[[35mlola[0m][.] 101 EF STEQ 24/2518 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 35/126 5/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 27969 m, 864 m/sec, 46536 t fired, .
[[35mlola[0m][.] 101 EF STEQ 29/2518 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 104 (type FNDP) for 12 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 105 (type EQUN) for 12 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 104 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 105 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 40/140 6/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 31992 m, 804 m/sec, 53485 t fired, .
[[35mlola[0m][.] 101 EF STEQ 34/2518 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 45/140 6/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 35811 m, 763 m/sec, 61247 t fired, .
[[35mlola[0m][.] 101 EF STEQ 39/2518 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 1 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 50/140 7/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 39218 m, 681 m/sec, 68933 t fired, .
[[35mlola[0m][.] 101 EF STEQ 44/2518 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 108 (type FNDP) for 49 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 109 (type EQUN) for 49 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 2 3 0 7 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 55/140 7/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 42573 m, 671 m/sec, 76502 t fired, .
[[35mlola[0m][.] 101 EF STEQ 49/2518 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.] 108 EF FNDP 0/2469 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 --
[[35mlola[0m][.] 109 EF STEQ 0/2469 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 108 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 109 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 (obsolete)
[[35mlola[0m][I] FINISHED task # 101 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 60/148 8/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 45693 m, 624 m/sec, 84361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 65/148 8/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 49502 m, 761 m/sec, 92580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 70/148 9/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 53494 m, 798 m/sec, 101142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 75/148 9/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 57139 m, 729 m/sec, 109280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 80/148 10/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 60652 m, 702 m/sec, 117794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 85/148 10/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 64554 m, 780 m/sec, 126280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 8 0 0 3
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 90/148 11/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 68292 m, 747 m/sec, 134252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 105 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 95/148 11/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 72133 m, 768 m/sec, 142655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 100/148 12/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 75613 m, 696 m/sec, 150838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 105/148 12/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 79914 m, 860 m/sec, 159865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 110/148 13/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 83941 m, 805 m/sec, 168891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 109 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 115/148 13/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 88432 m, 898 m/sec, 178193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 120/148 14/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 93199 m, 953 m/sec, 188353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 125/148 14/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 98490 m, 1058 m/sec, 198700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 130/148 15/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 103599 m, 1021 m/sec, 209020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 135/148 16/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 109461 m, 1172 m/sec, 219132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 140/148 16/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 114877 m, 1083 m/sec, 229237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 145/148 17/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 119913 m, 1007 m/sec, 239274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 1 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 1 0 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 96 (type EXCL) for 49 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 148 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 12 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 2374 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 0/2374 1/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 1 m, -23982 m/sec, 1 t fired, .
[[35mlola[0m][.] 96 EG EXCL 5/148 1/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 113 m, 22 m/sec, 113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/2374 2/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 6933 m, 1386 m/sec, 8142 t fired, .
[[35mlola[0m][.] 96 EG EXCL 10/139 1/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 2818 m, 541 m/sec, 5765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 10/2374 3/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 11935 m, 1000 m/sec, 16869 t fired, .
[[35mlola[0m][.] 96 EG EXCL 15/139 1/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 3997 m, 235 m/sec, 12779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 15/2374 3/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 16287 m, 870 m/sec, 25576 t fired, .
[[35mlola[0m][.] 96 EG EXCL 20/139 2/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 5117 m, 224 m/sec, 19569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 20/2374 4/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 20957 m, 934 m/sec, 34384 t fired, .
[[35mlola[0m][.] 96 EG EXCL 25/139 2/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 6204 m, 217 m/sec, 26984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 1 0 9 0 0 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 25/2374 5/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 25882 m, 985 m/sec, 42928 t fired, .
[[35mlola[0m][.] 96 EG EXCL 30/139 2/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 7320 m, 223 m/sec, 33795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 35/139 2/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 8434 m, 222 m/sec, 41554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 40/148 2/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 9544 m, 222 m/sec, 49660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 45/148 3/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 10613 m, 213 m/sec, 57384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 50/148 3/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 11882 m, 253 m/sec, 65663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 55/148 3/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 13086 m, 240 m/sec, 74173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 60/148 3/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 14182 m, 219 m/sec, 82817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 65/148 4/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 15350 m, 233 m/sec, 91251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 70/148 4/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 16465 m, 223 m/sec, 100054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 75/148 4/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 17598 m, 226 m/sec, 109272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 80/148 4/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 18630 m, 206 m/sec, 117832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 85/148 5/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 19886 m, 251 m/sec, 125801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 90/148 5/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 21075 m, 237 m/sec, 134112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 95/148 5/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 22207 m, 226 m/sec, 142815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 100/148 5/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 23382 m, 235 m/sec, 151422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 105/148 5/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 24497 m, 223 m/sec, 160328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 110/148 6/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 25635 m, 227 m/sec, 169444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 115/148 6/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 26869 m, 246 m/sec, 179822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 120/148 6/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 28101 m, 246 m/sec, 188956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 125/148 6/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 29303 m, 240 m/sec, 198525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 130/148 7/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 30459 m, 231 m/sec, 208649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 135/148 7/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 31668 m, 241 m/sec, 218721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 140/148 7/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 32802 m, 226 m/sec, 228826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 96 EG EXCL 145/148 7/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 33932 m, 226 m/sec, 239083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 96 (type EXCL) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 1 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 148 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 96 (type EXCL) for 49 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 2224 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/148 3/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 12578 m, 2515 m/sec, 12579 t fired, .
[[35mlola[0m][.] 96 EG EXCL 5/2224 1/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 2662 m, -6254 m/sec, 4924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/148 4/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 23645 m, 2213 m/sec, 23669 t fired, .
[[35mlola[0m][.] 96 EG EXCL 10/139 1/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 3799 m, 227 m/sec, 11448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/148 6/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 35259 m, 2322 m/sec, 35321 t fired, .
[[35mlola[0m][.] 96 EG EXCL 15/139 2/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 5000 m, 240 m/sec, 18759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/148 8/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 46580 m, 2264 m/sec, 46659 t fired, .
[[35mlola[0m][.] 96 EG EXCL 20/139 2/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 6095 m, 219 m/sec, 26483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/148 9/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 57430 m, 2170 m/sec, 57534 t fired, .
[[35mlola[0m][.] 96 EG EXCL 25/139 2/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 7250 m, 231 m/sec, 33374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/148 11/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 68609 m, 2235 m/sec, 68739 t fired, .
[[35mlola[0m][.] 96 EG EXCL 30/139 2/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 8339 m, 217 m/sec, 40931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/148 12/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 79189 m, 2116 m/sec, 79344 t fired, .
[[35mlola[0m][.] 96 EG EXCL 35/139 2/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 9471 m, 226 m/sec, 49105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/148 14/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 90119 m, 2186 m/sec, 90286 t fired, .
[[35mlola[0m][.] 96 EG EXCL 40/139 3/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 10501 m, 206 m/sec, 56729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/148 16/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 100701 m, 2116 m/sec, 100894 t fired, .
[[35mlola[0m][.] 96 EG EXCL 45/139 3/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 11677 m, 235 m/sec, 64239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/148 17/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 111431 m, 2146 m/sec, 111652 t fired, .
[[35mlola[0m][.] 96 EG EXCL 50/139 3/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 12819 m, 228 m/sec, 72232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/148 19/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 122465 m, 2206 m/sec, 122703 t fired, .
[[35mlola[0m][.] 96 EG EXCL 55/139 3/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 13870 m, 210 m/sec, 80173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/148 20/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 132384 m, 1983 m/sec, 132643 t fired, .
[[35mlola[0m][.] 96 EG EXCL 60/139 4/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 14917 m, 209 m/sec, 87925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 65/148 21/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 139433 m, 1409 m/sec, 139710 t fired, .
[[35mlola[0m][.] 96 EG EXCL 65/139 4/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 15925 m, 201 m/sec, 95595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 70/148 22/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 146905 m, 1494 m/sec, 147199 t fired, .
[[35mlola[0m][.] 96 EG EXCL 70/139 4/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 16982 m, 211 m/sec, 104067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 75/148 23/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 152791 m, 1177 m/sec, 153100 t fired, .
[[35mlola[0m][.] 96 EG EXCL 75/139 4/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 17958 m, 195 m/sec, 112460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 80/148 24/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 157950 m, 1031 m/sec, 158268 t fired, .
[[35mlola[0m][.] 96 EG EXCL 80/139 4/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 19000 m, 208 m/sec, 119995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 85/148 24/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 161314 m, 672 m/sec, 161633 t fired, .
[[35mlola[0m][.] 96 EG EXCL 85/139 5/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 20125 m, 225 m/sec, 127478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 90/148 25/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 163944 m, 526 m/sec, 164265 t fired, .
[[35mlola[0m][.] 96 EG EXCL 90/139 5/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 21173 m, 209 m/sec, 134826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 95/148 25/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 167220 m, 655 m/sec, 167552 t fired, .
[[35mlola[0m][.] 96 EG EXCL 95/139 5/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 22132 m, 191 m/sec, 142174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 100/148 26/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 171755 m, 907 m/sec, 172099 t fired, .
[[35mlola[0m][.] 96 EG EXCL 100/139 5/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 23265 m, 226 m/sec, 150538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 1 0 10 0 0 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 105/148 26/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 176049 m, 858 m/sec, 176404 t fired, .
[[35mlola[0m][.] 96 EG EXCL 105/139 5/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 24245 m, 196 m/sec, 158093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 96 (type EXCL) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 110/148 27/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 181464 m, 1083 m/sec, 181832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 115/148 28/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 189357 m, 1578 m/sec, 189745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 120/148 30/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 202249 m, 2578 m/sec, 202656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 125/148 31/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 210293 m, 1608 m/sec, 210722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 130/148 32/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 214709 m, 883 m/sec, 215151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 135/148 32/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 219597 m, 977 m/sec, 220050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 140/148 33/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 224816 m, 1043 m/sec, 225283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 145/148 34/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 228672 m, 771 m/sec, 229149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 73 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 148 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 2074 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 3/2074 1/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 1624 m, -45409 m/sec, 1625 t fired, .
[[35mlola[0m][.] 74 CTL EXCL 5/148 1/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 640 m, 128 m/sec, 1619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 0 0 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 8/2074 1/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 5239 m, 723 m/sec, 5240 t fired, .
[[35mlola[0m][.] 74 CTL EXCL 10/138 1/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 2386 m, 349 m/sec, 5110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 111 (type FNDP) for 12 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 112 (type EQUN) for 12 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ 0 1 2 0 9 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 13/2074 2/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 8610 m, 674 m/sec, 8611 t fired, .
[[35mlola[0m][.] 74 CTL EXCL 15/138 2/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 4528 m, 428 m/sec, 9126 t fired, .
[[35mlola[0m][.] 111 EF FNDP 0/2059 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 --
[[35mlola[0m][.] 112 EF STEQ 0/2059 0/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 111 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 112 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 18/2074 3/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 15141 m, 1306 m/sec, 15142 t fired, .
[[35mlola[0m][.] 74 CTL EXCL 20/159 2/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 7392 m, 572 m/sec, 15302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 23/2074 4/5 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 23832 m, 1738 m/sec, 23857 t fired, .
[[35mlola[0m][.] 74 CTL EXCL 25/159 3/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 10676 m, 656 m/sec, 23175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 30/159 3/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 13920 m, 648 m/sec, 30262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 35/172 4/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 17325 m, 681 m/sec, 39283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 40/172 5/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 21117 m, 758 m/sec, 49035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 45/172 5/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 24131 m, 602 m/sec, 55570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 50/172 5/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 27113 m, 596 m/sec, 62667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 55/172 6/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 30006 m, 578 m/sec, 70657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 60/172 6/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 32889 m, 576 m/sec, 77909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 65/172 7/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 36085 m, 639 m/sec, 85154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 1
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 70/172 7/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 39409 m, 664 m/sec, 93542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 112 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 75/172 7/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 43011 m, 720 m/sec, 102371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 80/172 8/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 47087 m, 815 m/sec, 112630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 85/172 9/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 51277 m, 838 m/sec, 122996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 90/172 9/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 55729 m, 890 m/sec, 134200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 95/172 10/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 60661 m, 986 m/sec, 146238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 100/172 11/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 65239 m, 915 m/sec, 157468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 105/172 11/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 69183 m, 788 m/sec, 168894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-04: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-11: DISJ 0 0 0 0 10 0 1 2
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 CTL EXCL 110/172 12/2000 FamilyReunion-COL-L00100M0010C005P005G002-CTLFireability-2024-15 74268 m, 1017 m/sec, 184330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00100M0010C005P005G002"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FamilyReunion-COL-L00100M0010C005P005G002, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636268000410"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00100M0010C005P005G002.tgz
mv FamilyReunion-COL-L00100M0010C005P005G002 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;