About the Execution of LoLA for FamilyReunion-COL-L00100M0010C005P005G002
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16198.800 | 251457.00 | 512535.00 | 1045.90 | ???????T???????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636268000409.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FamilyReunion-COL-L00100M0010C005P005G002, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636268000409
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 600K
-rw-r--r-- 1 mcc users 7.6K Apr 11 21:52 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Apr 11 21:52 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Apr 11 21:14 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 11 21:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 11 23:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Apr 11 23:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Apr 11 22:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Apr 11 22:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 24 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 140K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717155633059
FORMULA FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717155884516
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/FNDP) for 54 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/EQUN) for 54 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/SRCH) for 54 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 73 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14 (obsolete)
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/FNDP) for 54 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/EQUN) for 54 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/SRCH) for 54 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type SKEL/FNDP) for 29 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 77 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14 (obsolete)
[[35mlola[0m][I] LAUNCH task # 83 (type SKEL/EQUN) for 29 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type SKEL/SRCH) for 29 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 82 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 40706, Transitions: 36871
[[35mlola[0m][I] FINISHED task # 83 (type SKEL/EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 59
[[35mlola[0m][W] findlow criterion violated for transition 64
[[35mlola[0m][W] findlow criterion violated for transition 63
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for transition 6
[[35mlola[0m][W] findlow criterion violated for transition 58
[[35mlola[0m][W] findlow criterion violated for transition 53
[[35mlola[0m][W] findlow criterion violated for transition 12
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 13
[[35mlola[0m][W] findlow criterion violated for transition 50
[[35mlola[0m][W] findlow criterion violated for transition 45
[[35mlola[0m][W] findlow criterion violated for transition 43
[[35mlola[0m][W] findlow criterion violated for transition 39
[[35mlola[0m][W] findlow criterion violated for transition 35
[[35mlola[0m][W] findlow criterion violated for transition 34
[[35mlola[0m][W] findlow criterion violated for transition 26
[[35mlola[0m][W] findlow criterion violated for transition 29
[[35mlola[0m][W] findlow criterion violated for transition 28
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 6 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for 19 clusters
[[35mlola[0m][I] Time for checking findlow: 13
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-07: DISJ true skeleton: state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-01: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-14: CONJ 0 0 0 0 8 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00100M0010C005P005G002"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FamilyReunion-COL-L00100M0010C005P005G002, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636268000409"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00100M0010C005P005G002.tgz
mv FamilyReunion-COL-L00100M0010C005P005G002 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;