MCC'2024- Execution of r159-smll-171636268000404

About the Execution of LoLA for FamilyReunion-COL-L00050M0005C002P002G001

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16202.479	2148779.00	4851501.00	5016.00	????????F???????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r159-smll-171636268000404.qcow2', fmt=qcow2
Waiting for the VM to be ready (probing ssh)
.................................................................................
===========================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FamilyReunion-COL-L00050M0005C002P002G001, examination is LTLFireabi
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636268000404
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 668K
-rw-r--r-- 1 mcc users 6.8K Apr 11 20:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Apr 11 20:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Apr 11 20:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K Apr 11 20:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 11 21:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 144K Apr 11 21:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Apr 11 21:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 110K Apr 11 21:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 24 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 137K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717153538085

FORMULA FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08

BK_STOP 1717155686864

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xm
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/FNDP) for 24 FamilyReunion-COL-L
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/EQUN) for 24 FamilyReunion-COL-L
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 24 FamilyReunion-COL-L
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for FamilyReunion-COL-L0
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 58 (type FNDP) for FamilyReunion-COL-L00050M
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/FNDP) for FamilyReunion-COL-L0
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 12245, Transitions: 10560
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/EQUN) for FamilyReunion-COL-L0
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 59
[[35mlola[0m][W] findlow criterion violated for transition 64
[[35mlola[0m][W] findlow criterion violated for transition 63
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for transition 6
[[35mlola[0m][W] findlow criterion violated for transition 58
[[35mlola[0m][W] findlow criterion violated for transition 53
[[35mlola[0m][W] findlow criterion violated for transition 12
[[35mlola[0m][W] findlow criterion violated for transition 13
[[35mlola[0m][W] findlow criterion violated for transition 50
[[35mlola[0m][W] findlow criterion violated for transition 45
[[35mlola[0m][W] findlow criterion violated for transition 43
[[35mlola[0m][W] findlow criterion violated for transition 39
[[35mlola[0m][W] findlow criterion violated for transition 35
[[35mlola[0m][W] findlow criterion violated for transition 34
[[35mlola[0m][W] findlow criterion violated for transition 26
[[35mlola[0m][W] findlow criterion violated for transition 29
[[35mlola[0m][W] findlow criterion violated for transition 28
[[35mlola[0m][I] Rule S: 0 transitions removed,51 places removed
[[35mlola[0m][W] findlow criterion violated for 19 clusters
[[35mlola[0m][I] Time for checking findlow: 4
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 34 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 47 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 2/197 1/2000
[[35mlola[0m][.] 65 EF STEQ 2/3562 0/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 67 (type FNDP) for 24 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 24 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type FNDP) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 34 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 7/222 1/2000
[[35mlola[0m][.] 65 EF STEQ 7/3562 0/5
[[35mlola[0m][.] 74 EF STEQ 2/3557 0/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 12/222 1/2000
[[35mlola[0m][.] 74 EF STEQ 7/3557 0/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-05-31 11:06:31] [status_logger] string pointer
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 17/222 1/2000
[[35mlola[0m][.] 74 EF STEQ 12/3557 0/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 22/222 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 27/222 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 32/222 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 37/222 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 42/222 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 47/222 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 52/222 3/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 57/222 3/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 62/222 4/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 67/222 4/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 72/222 4/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 77/222 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 82/222 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 87/222 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 92/222 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 97/222 7/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 102/222 7/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 107/222 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 112/222 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 117/222 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 122/222 9/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 127/222 9/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 132/222 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 137/222 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 142/222 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 147/222 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 152/222 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 157/222 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 162/222 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 167/222 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 172/222 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 177/222 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 182/222 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 187/222 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 192/222 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 197/222 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 202/222 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 207/222 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 212/222 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 217/222 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 222/222 15/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 37 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 34 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 3335 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 5/3335 1/5
[[35mlola[0m][.] 51 LTL EXCL 5/222 3/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 10/3335 2/5
[[35mlola[0m][.] 51 LTL EXCL 10/208 4/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 15/3335 2/5
[[35mlola[0m][.] 51 LTL EXCL 15/208 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 20/3335 2/5
[[35mlola[0m][.] 51 LTL EXCL 20/208 7/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 25/3335 3/5
[[35mlola[0m][.] 51 LTL EXCL 25/208 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 30/3335 3/5
[[35mlola[0m][.] 51 LTL EXCL 30/208 9/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 35/3335 3/5
[[35mlola[0m][.] 51 LTL EXCL 35/208 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 40/3335 4/5
[[35mlola[0m][.] 51 LTL EXCL 40/208 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 45/3335 4/5
[[35mlola[0m][.] 51 LTL EXCL 45/208 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 50/3335 5/5
[[35mlola[0m][.] 51 LTL EXCL 50/208 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 37 LTL EXCL 55/3335 5/5
[[35mlola[0m][.] 51 LTL EXCL 55/208 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 37 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 60/208 16/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 65/222 17/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 70/222 18/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 75/222 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 80/222 20/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 85/222 21/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 90/222 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 95/222 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 100/222 24/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 105/222 25/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 110/222 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 115/222 27/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 120/222 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 125/222 29/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 130/222 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 135/222 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 140/222 33/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 145/222 34/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 150/222 35/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 155/222 36/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 160/222 37/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 165/222 38/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 170/222 39/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 175/222 40/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 180/222 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 185/222 42/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 190/222 43/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 195/222 45/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 200/222 46/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 205/222 47/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 210/222 48/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 215/222 49/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 220/222 50/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 3110 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2924
[[35mlola[0m][I] fired transitions : 2924
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 5/222 3/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 51 LTL EXCL 10/222 4/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 5/238 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 10/238 3/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 15/238 4/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 20/238 4/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 25/238 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 30/238 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 35/238 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 40/238 7/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 45/238 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 50/238 9/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 55/238 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 60/238 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 65/238 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 70/238 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 75/238 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 80/238 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 85/238 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 90/238 15/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 95/238 16/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 100/238 16/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 105/238 17/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 110/238 17/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 115/238 18/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 120/238 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 125/238 20/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 130/238 20/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 135/238 21/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 140/238 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 145/238 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 150/238 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 155/238 24/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 160/238 25/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 165/238 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 170/238 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 175/238 27/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 180/238 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 185/238 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 190/238 29/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 195/238 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 200/238 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 205/238 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 210/238 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 215/238 32/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 220/238 33/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 225/238 33/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 230/238 34/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 235/238 34/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 2855 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2926
[[35mlola[0m][I] fired transitions : 2927
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 5/237 2/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 10/237 3/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 15/237 4/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 20/237 4/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 42 LTL EXCL 25/237 5/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1633
[[35mlola[0m][I] fired transitions : 2907
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 282 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2924
[[35mlola[0m][I] fired transitions : 2924
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 313 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 5/353 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 10/353 3/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 15/353 3/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 20/353 4/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 25/353 4/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 30/353 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 35/353 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 40/353 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 45/353 7/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 50/353 7/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 55/353 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 60/353 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 65/353 9/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 70/353 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 75/353 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 80/353 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 85/353 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 90/353 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 95/353 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 100/353 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 105/353 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 110/353 15/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 115/353 15/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 120/353 16/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 125/353 16/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 130/353 16/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 135/353 17/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 140/353 17/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 145/353 18/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 150/353 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 155/353 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 160/353 20/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 165/353 20/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 170/353 21/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 175/353 21/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 180/353 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 185/353 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 190/353 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 195/353 24/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 200/353 24/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 205/353 25/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 210/353 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 215/353 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 220/353 27/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 225/353 27/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 230/353 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 235/353 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 240/353 29/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 245/353 29/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 250/353 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 255/353 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 260/353 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 265/353 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 270/353 32/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 275/353 32/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 280/353 33/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 285/353 33/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 290/353 34/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 295/353 34/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 300/353 35/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 305/353 35/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 310/353 35/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 315/353 36/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 320/353 36/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 325/353 37/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 330/353 37/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 335/353 38/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 340/353 39/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 345/353 39/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 13 LTL EXCL 350/353 40/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 FamilyReunion-COL-L00050M
[[35mlola[0m][I] time limit : 352 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 FamilyReunion-COL-L00050
[[35mlola[0m][I] time limit : 2470 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 5/352 2/2000
[[35mlola[0m][.] 13 LTL EXCL 5/2470 2/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 10/352 2/2000
[[35mlola[0m][.] 13 LTL EXCL 10/308 3/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 15/352 3/2000
[[35mlola[0m][.] 13 LTL EXCL 15/308 3/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 20/352 3/2000
[[35mlola[0m][.] 13 LTL EXCL 20/308 4/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 25/352 4/2000
[[35mlola[0m][.] 13 LTL EXCL 25/308 4/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 30/352 4/2000
[[35mlola[0m][.] 13 LTL EXCL 30/308 5/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 35/352 5/2000
[[35mlola[0m][.] 13 LTL EXCL 35/308 5/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 40/352 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 45/352 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 50/352 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 55/352 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 60/352 7/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 65/352 7/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 70/352 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 75/352 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 80/352 9/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 85/352 9/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 90/352 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 95/352 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 100/352 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 105/352 11/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 110/352 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 115/352 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 120/352 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 125/352 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 130/352 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 135/352 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 140/352 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 145/352 15/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 150/352 15/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 155/352 16/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 160/352 16/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 165/352 17/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 170/352 17/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 175/352 17/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 180/352 18/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 185/352 18/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 190/352 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 195/352 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 200/352 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 205/352 20/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 210/352 20/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 215/352 21/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 220/352 21/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 225/352 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 230/352 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 235/352 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 240/352 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 245/352 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 250/352 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 255/352 24/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 260/352 25/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 265/352 25/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 270/352 25/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 275/352 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 280/352 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 285/352 27/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 290/352 27/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 295/352 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 300/352 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 305/352 29/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 310/352 29/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 315/352 29/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 320/352 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 325/352 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 330/352 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 335/352 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 340/352 32/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 345/352 32/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 10 LTL EXCL 350/352 32/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 FamilyReunion-COL-L00050M0
[[35mlola[0m][I] time limit : 352 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 FamilyReunion-COL-L00050M
[[35mlola[0m][I] time limit : 2115 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 5/352 6/2000
[[35mlola[0m][.] 10 LTL EXCL 5/2115 2/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 10/352 13/2000
[[35mlola[0m][.] 10 LTL EXCL 10/302 2/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 15/352 18/2000
[[35mlola[0m][.] 10 LTL EXCL 15/302 3/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 20/352 23/2000
[[35mlola[0m][.] 10 LTL EXCL 20/302 3/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 25/352 25/2000
[[35mlola[0m][.] 10 LTL EXCL 25/302 4/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 30/352 29/2000
[[35mlola[0m][.] 10 LTL EXCL 30/302 4/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 35/352 34/2000
[[35mlola[0m][.] 10 LTL EXCL 35/302 5/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 40/352 38/2000
[[35mlola[0m][.] 10 LTL EXCL 40/302 5/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 45/352 44/2000
[[35mlola[0m][.] 10 LTL EXCL 45/302 5/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for FamilyReunion-COL-L00050M
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 50/352 49/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 55/352 55/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 60/352 60/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 65/352 62/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 70/352 67/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 75/352 71/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 80/352 76/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 85/352 82/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 90/352 88/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 95/352 94/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 100/352 98/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 105/352 99/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-07:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-08:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-09:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-00:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-01:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14:
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 7 LTL EXCL 110/352 104/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-05:
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-06:

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ ========== lity FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT 0m) default[0m l[0m 00050M0005C002P002G001-LTLFireability-08 00050M0005C002P002G001-LTLFireability-08 00050M0005C002P002G001-LTLFireability-08 0050M0005C002P002G001-LTLFireability-08 0005C002P002G001-LTLFireability-08 (obsolete) 0005C002P002G001-LTLFireability-08 (obsolete) 0050M0005C002P002G001-LTLFireability-08 0050M0005C002P002G001-LTLFireability-08 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 4 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 4 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 4 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 4 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 4 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 4 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 4 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m M0005C002P002G001-LTLFireability-10 M0005C002P002G001-LTLFireability-13 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 4 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 1 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 1 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 3226 m, 645 m/sec, 5266 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13 sara not yet started (preprocessing). M0005C002P002G001-LTLFireability-08 M0005C002P002G001-LTLFireability-08 0005C002P002G001-LTLFireability-08 0005C002P002G001-LTLFireability-08 (obsolete) M0005C002P002G001-LTLFireability-10 CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 2 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 1 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 8011 m, 957 m/sec, 17421 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-13 sara not yet started (preprocessing). FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 sara not yet started (preprocessing). 0005C002P002G001-LTLFireability-13 CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 2 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 12424 m, 882 m/sec, 29806 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 sara not yet started (preprocessing). 0005C002P002G001-LTLFireability-08 is null CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 2 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 20667 m, 1648 m/sec, 52635 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 sara not yet started (preprocessing). 0005C002P002G001-LTLFireability-10 CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 33214 m, 2509 m/sec, 87678 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 43669 m, 2091 m/sec, 118642 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 51593 m, 1584 m/sec, 140347 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 57303 m, 1142 m/sec, 157555 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 64635 m, 1466 m/sec, 180362 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 84973 m, 4067 m/sec, 242931 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 107553 m, 4516 m/sec, 312089 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 130840 m, 4657 m/sec, 382966 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 156506 m, 5133 m/sec, 458684 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 184874 m, 5673 m/sec, 544145 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 211430 m, 5311 m/sec, 622382 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 236127 m, 4939 m/sec, 695982 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 256537 m, 4082 m/sec, 758837 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 274063 m, 3505 m/sec, 816818 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 292472 m, 3681 m/sec, 878698 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 313260 m, 4157 m/sec, 945042 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 336626 m, 4673 m/sec, 1019386 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 360978 m, 4870 m/sec, 1095486 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 382809 m, 4366 m/sec, 1160453 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 400984 m, 3635 m/sec, 1216370 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 421114 m, 4026 m/sec, 1278711 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 442667 m, 4310 m/sec, 1344472 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 457542 m, 2975 m/sec, 1397483 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 476873 m, 3866 m/sec, 1460082 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 492662 m, 3157 m/sec, 1511883 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 506040 m, 2675 m/sec, 1556204 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 520943 m, 2980 m/sec, 1607809 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 536605 m, 3132 m/sec, 1657347 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 551224 m, 2923 m/sec, 1707832 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 567910 m, 3337 m/sec, 1766803 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 585278 m, 3473 m/sec, 1823511 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 606407 m, 4225 m/sec, 1892033 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 619991 m, 2716 m/sec, 1939049 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 638669 m, 3735 m/sec, 1998836 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 657483 m, 3762 m/sec, 2059278 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 675544 m, 3612 m/sec, 2117504 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 689001 m, 2691 m/sec, 2165435 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 707256 m, 3651 m/sec, 2230148 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 730521 m, 4653 m/sec, 2301845 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 751343 m, 4164 m/sec, 2367730 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 769113 m, 3554 m/sec, 2426765 t fired, . 0005C002P002G001-LTLFireability-10 (local timeout) CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 1 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m M0005C002P002G001-LTLFireability-14 M0005C002P002G001-LTLFireability-10 CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 24880 m, -148846 m/sec, 64393 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 41683 m, 8336 m/sec, 67589 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 47387 m, 4501 m/sec, 128600 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 77918 m, 7247 m/sec, 142834 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 65114 m, 3545 m/sec, 182013 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 114657 m, 7347 m/sec, 218847 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 84689 m, 3915 m/sec, 242016 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 151351 m, 7338 m/sec, 294484 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 106608 m, 4383 m/sec, 309093 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 188317 m, 7393 m/sec, 370699 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 128049 m, 4288 m/sec, 375372 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 225268 m, 7390 m/sec, 447222 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 153418 m, 5073 m/sec, 449122 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 262174 m, 7381 m/sec, 523446 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 179978 m, 5312 m/sec, 529254 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 299326 m, 7430 m/sec, 599696 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 206972 m, 5398 m/sec, 608667 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 336102 m, 7355 m/sec, 676032 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 231243 m, 4854 m/sec, 681008 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 373099 m, 7399 m/sec, 752041 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 3 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-10 251873 m, 4126 m/sec, 743729 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 409814 m, 7343 m/sec, 828407 t fired, . 0005C002P002G001-LTLFireability-10 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 447601 m, 7557 m/sec, 905990 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 484594 m, 7398 m/sec, 982550 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 521682 m, 7417 m/sec, 1058890 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 559054 m, 7474 m/sec, 1135510 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 595440 m, 7277 m/sec, 1211662 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 631542 m, 7220 m/sec, 1287126 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 667832 m, 7258 m/sec, 1363423 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 703672 m, 7168 m/sec, 1439344 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 739659 m, 7197 m/sec, 1514859 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 775893 m, 7246 m/sec, 1590839 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 811801 m, 7181 m/sec, 1666679 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 846862 m, 7012 m/sec, 1740185 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 882075 m, 7042 m/sec, 1814503 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 917960 m, 7177 m/sec, 1889776 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 953038 m, 7015 m/sec, 1963058 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 988891 m, 7170 m/sec, 2038433 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1024243 m, 7070 m/sec, 2111559 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1060098 m, 7171 m/sec, 2187610 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1094565 m, 6893 m/sec, 2260231 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1130852 m, 7257 m/sec, 2336497 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1167120 m, 7253 m/sec, 2413170 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1203217 m, 7219 m/sec, 2489352 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1236032 m, 6563 m/sec, 2558416 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1271362 m, 7066 m/sec, 2632634 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1307167 m, 7161 m/sec, 2708363 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1342287 m, 7024 m/sec, 2782179 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1377064 m, 6955 m/sec, 2855722 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1413902 m, 7367 m/sec, 2933130 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1449910 m, 7201 m/sec, 3008916 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1485970 m, 7212 m/sec, 3084336 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1520219 m, 6849 m/sec, 3156367 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1555658 m, 7087 m/sec, 3231733 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 1590649 m, 6998 m/sec, 3306907 t fired, . 0005C002P002G001-LTLFireability-14 (local timeout) CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 1 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m M0005C002P002G001-LTLFireability-12 M0005C002P002G001-LTLFireability-14 0005C002P002G001-LTLFireability-12 CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 40280 m, -310073 m/sec, 64716 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-14 76974 m, 7338 m/sec, 140582 t fired, . 0005C002P002G001-LTLFireability-14 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 1 0 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m M0005C002P002G001-LTLFireability-11 CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 21354 m, 4270 m/sec, 71111 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 41727 m, 4074 m/sec, 147352 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 62302 m, 4115 m/sec, 223056 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 77598 m, 3059 m/sec, 298497 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 93943 m, 3269 m/sec, 374522 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 112140 m, 3639 m/sec, 451747 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 128130 m, 3198 m/sec, 530375 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 144876 m, 3349 m/sec, 608347 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 162984 m, 3621 m/sec, 685374 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 180081 m, 3419 m/sec, 762826 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 197011 m, 3386 m/sec, 840013 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 212103 m, 3018 m/sec, 918407 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 228953 m, 3370 m/sec, 995734 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 245337 m, 3276 m/sec, 1073342 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 262642 m, 3461 m/sec, 1150459 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 281522 m, 3776 m/sec, 1225868 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 297157 m, 3127 m/sec, 1300078 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 313272 m, 3223 m/sec, 1375689 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 326915 m, 2728 m/sec, 1452016 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 341906 m, 2998 m/sec, 1528812 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 355820 m, 2782 m/sec, 1604866 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 369960 m, 2828 m/sec, 1683988 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 386008 m, 3209 m/sec, 1762145 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 400610 m, 2920 m/sec, 1840425 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 413643 m, 2606 m/sec, 1915689 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 427561 m, 2783 m/sec, 1994844 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 442112 m, 2910 m/sec, 2073531 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 459539 m, 3485 m/sec, 2151368 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 475037 m, 3099 m/sec, 2225656 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 491716 m, 3335 m/sec, 2304053 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 509899 m, 3636 m/sec, 2381673 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 525232 m, 3066 m/sec, 2460505 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 538299 m, 2613 m/sec, 2539913 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 552814 m, 2903 m/sec, 2618622 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 565758 m, 2588 m/sec, 2693339 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 580605 m, 2969 m/sec, 2771727 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 596333 m, 3145 m/sec, 2845325 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 610501 m, 2833 m/sec, 2924919 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 625340 m, 2967 m/sec, 3003992 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 640329 m, 2997 m/sec, 3083065 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 652978 m, 2529 m/sec, 3162692 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 664057 m, 2215 m/sec, 3238505 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 676632 m, 2515 m/sec, 3318178 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 690858 m, 2845 m/sec, 3397012 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 707753 m, 3379 m/sec, 3474290 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 723551 m, 3159 m/sec, 3551772 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 739733 m, 3236 m/sec, 3629027 t fired, . 0005C002P002G001-LTLFireability-11 (local timeout) CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 1 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m M0005C002P002G001-LTLFireability-09 M0005C002P002G001-LTLFireability-11 0005C002P002G001-LTLFireability-09 CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 21325 m, -143681 m/sec, 70944 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 41596 m, 4054 m/sec, 146826 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 62168 m, 4114 m/sec, 222430 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 78027 m, 3171 m/sec, 300530 t fired, . CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 1 0 1 0 0 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-11 94664 m, 3327 m/sec, 377869 t fired, . 0005C002P002G001-LTLFireability-11 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m M0005C002P002G001-LTLFireability-07 0005C002P002G001-LTLFireability-07 M0005C002P002G001-LTLFireability-06 0005C002P002G001-LTLFireability-06 M0005C002P002G001-LTLFireability-05 0005C002P002G001-LTLFireability-05 M0005C002P002G001-LTLFireability-04 CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 21203 m, 4240 m/sec, 74372 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 39366 m, 3632 m/sec, 156282 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 57240 m, 3574 m/sec, 237993 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 75924 m, 3736 m/sec, 319925 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 91155 m, 3046 m/sec, 402819 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 105369 m, 2842 m/sec, 485772 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 119795 m, 2885 m/sec, 568550 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 136217 m, 3284 m/sec, 651131 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 151311 m, 3018 m/sec, 734234 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 166190 m, 2975 m/sec, 817238 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 180340 m, 2830 m/sec, 900282 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 196740 m, 3280 m/sec, 982790 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 213187 m, 3289 m/sec, 1064029 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 229294 m, 3221 m/sec, 1142989 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 244141 m, 2969 m/sec, 1225730 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 258910 m, 2953 m/sec, 1308468 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 274348 m, 3087 m/sec, 1390771 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 287906 m, 2711 m/sec, 1473726 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 303404 m, 3099 m/sec, 1556016 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 318616 m, 3042 m/sec, 1638323 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 336050 m, 3486 m/sec, 1720145 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 350807 m, 2951 m/sec, 1802441 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 366353 m, 3109 m/sec, 1884588 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 379170 m, 2563 m/sec, 1962518 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 390997 m, 2365 m/sec, 2045594 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 403405 m, 2481 m/sec, 2128738 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 417971 m, 2913 m/sec, 2211397 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 430403 m, 2486 m/sec, 2294409 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 442351 m, 2389 m/sec, 2377499 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 456807 m, 2891 m/sec, 2459746 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 471231 m, 2884 m/sec, 2542422 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 484464 m, 2646 m/sec, 2624922 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 496893 m, 2485 m/sec, 2707795 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 508992 m, 2419 m/sec, 2790834 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 521814 m, 2564 m/sec, 2873554 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 535132 m, 2663 m/sec, 2956249 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 551626 m, 3298 m/sec, 3038843 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 566020 m, 2878 m/sec, 3121995 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 580250 m, 2846 m/sec, 3205015 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 595032 m, 2956 m/sec, 3287871 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 610573 m, 3108 m/sec, 3370253 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 624593 m, 2804 m/sec, 3452938 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 636913 m, 2464 m/sec, 3535840 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 649491 m, 2515 m/sec, 3618520 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 662334 m, 2568 m/sec, 3701489 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 674333 m, 2399 m/sec, 3784622 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 686843 m, 2502 m/sec, 3867707 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 700567 m, 2744 m/sec, 3950090 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 714171 m, 2720 m/sec, 4033155 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 726170 m, 2399 m/sec, 4116588 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 738568 m, 2479 m/sec, 4199854 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 752223 m, 2731 m/sec, 4282473 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 763568 m, 2269 m/sec, 4365679 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 774977 m, 2281 m/sec, 4448545 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 784965 m, 1997 m/sec, 4531797 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 796320 m, 2271 m/sec, 4614922 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 807280 m, 2192 m/sec, 4697682 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 823930 m, 3330 m/sec, 4779302 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 839090 m, 3032 m/sec, 4861737 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 853310 m, 2844 m/sec, 4944038 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 867535 m, 2845 m/sec, 5026362 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 882756 m, 3044 m/sec, 5108404 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 897217 m, 2892 m/sec, 5190404 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 909397 m, 2436 m/sec, 5272884 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 921544 m, 2429 m/sec, 5355522 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 935041 m, 2699 m/sec, 5438137 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 951456 m, 3283 m/sec, 5520348 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 966778 m, 3064 m/sec, 5602925 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 980500 m, 2744 m/sec, 5685729 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 994870 m, 2874 m/sec, 5768331 t fired, . 0005C002P002G001-LTLFireability-04 (local timeout) CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 0 0 1 1 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m 0005C002P002G001-LTLFireability-03 M0005C002P002G001-LTLFireability-04 CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 25800 m, 5160 m/sec, 75186 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 21855 m, -194603 m/sec, 77457 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 43908 m, 3621 m/sec, 152671 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 39239 m, 3476 m/sec, 155763 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 65124 m, 4243 m/sec, 228730 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 56521 m, 3456 m/sec, 233959 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 85522 m, 4079 m/sec, 305527 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 74307 m, 3557 m/sec, 312141 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 107744 m, 4444 m/sec, 381512 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 88647 m, 2868 m/sec, 391260 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 124762 m, 3403 m/sec, 459177 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 102795 m, 2829 m/sec, 470287 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 140130 m, 3073 m/sec, 537124 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-04 116294 m, 2699 m/sec, 549579 t fired, . 0005C002P002G001-LTLFireability-04 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 156594 m, 3292 m/sec, 615289 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 172768 m, 3234 m/sec, 696828 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 190607 m, 3567 m/sec, 777697 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 209706 m, 3819 m/sec, 858564 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 227500 m, 3558 m/sec, 939945 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 242781 m, 3056 m/sec, 1021581 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 260701 m, 3584 m/sec, 1102987 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 277576 m, 3375 m/sec, 1184408 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 295550 m, 3594 m/sec, 1265399 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 314343 m, 3758 m/sec, 1346298 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 332786 m, 3688 m/sec, 1427056 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 350158 m, 3474 m/sec, 1508174 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 367622 m, 3492 m/sec, 1589496 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 384272 m, 3330 m/sec, 1671061 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 398500 m, 2845 m/sec, 1752846 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 417010 m, 3702 m/sec, 1833769 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 434107 m, 3419 m/sec, 1914831 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 449800 m, 3138 m/sec, 1996646 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 467840 m, 3608 m/sec, 2077388 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 484918 m, 3415 m/sec, 2157778 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 503726 m, 3761 m/sec, 2238449 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 523596 m, 3974 m/sec, 2318728 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 541708 m, 3622 m/sec, 2399346 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 558314 m, 3321 m/sec, 2480686 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 576516 m, 3640 m/sec, 2561489 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 593586 m, 3414 m/sec, 2642420 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 608434 m, 2969 m/sec, 2724301 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 621952 m, 2703 m/sec, 2806350 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 636772 m, 2964 m/sec, 2887859 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 653088 m, 3263 m/sec, 2969408 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 668132 m, 3008 m/sec, 3051322 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 682456 m, 2864 m/sec, 3133329 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 697094 m, 2927 m/sec, 3215534 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 712351 m, 3051 m/sec, 3297532 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 728980 m, 3325 m/sec, 3379142 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 744784 m, 3160 m/sec, 3460498 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 759178 m, 2878 m/sec, 3542614 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 774812 m, 3126 m/sec, 3624120 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 788794 m, 2796 m/sec, 3706524 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 801756 m, 2592 m/sec, 3789122 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 817160 m, 3080 m/sec, 3870770 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 831220 m, 2812 m/sec, 3953020 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 847042 m, 3164 m/sec, 4034538 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 864242 m, 3440 m/sec, 4112499 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 881162 m, 3384 m/sec, 4191085 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 896572 m, 3082 m/sec, 4272886 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 914108 m, 3507 m/sec, 4354330 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 931320 m, 3442 m/sec, 4435664 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 948758 m, 3487 m/sec, 4514021 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 964816 m, 3211 m/sec, 4592556 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 979228 m, 2882 m/sec, 4669878 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 994342 m, 3022 m/sec, 4744287 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1007522 m, 2636 m/sec, 4822002 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1019897 m, 2475 m/sec, 4899911 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1033294 m, 2679 m/sec, 4977806 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1047972 m, 2935 m/sec, 5055220 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1061190 m, 2643 m/sec, 5133348 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1074886 m, 2739 m/sec, 5211011 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1089470 m, 2916 m/sec, 5288645 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1104674 m, 3040 m/sec, 5370268 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1120812 m, 3227 m/sec, 5449728 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1135332 m, 2904 m/sec, 5529060 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 1149341 m, 2801 m/sec, 5606897 t fired, . 0005C002P002G001-LTLFireability-03 (local timeout) CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 0 0 1 1 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m 005C002P002G001-LTLFireability-02 0005C002P002G001-LTLFireability-03 CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 54155 m, 10831 m/sec, 56767 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 25064 m, -224855 m/sec, 72153 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 108527 m, 10874 m/sec, 114832 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 42961 m, 3579 m/sec, 146831 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 162466 m, 10787 m/sec, 173202 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 63126 m, 4033 m/sec, 220399 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 216466 m, 10800 m/sec, 231700 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 82602 m, 3895 m/sec, 294182 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 270056 m, 10718 m/sec, 289573 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 104186 m, 4316 m/sec, 367677 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 323267 m, 10642 m/sec, 347079 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 121061 m, 3375 m/sec, 442070 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 377015 m, 10749 m/sec, 405224 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 136625 m, 3112 m/sec, 517307 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 430402 m, 10677 m/sec, 463042 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 151246 m, 2924 m/sec, 592425 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 484879 m, 10895 m/sec, 521835 t fired, . FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-03 166666 m, 3084 m/sec, 666136 t fired, . 0005C002P002G001-LTLFireability-03 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 537722 m, 10568 m/sec, 579421 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 593042 m, 11064 m/sec, 640604 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 648827 m, 11157 m/sec, 702304 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 704472 m, 11129 m/sec, 763757 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 760439 m, 11193 m/sec, 825498 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 816250 m, 11162 m/sec, 887070 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 871225 m, 10995 m/sec, 948034 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 928191 m, 11393 m/sec, 1009578 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 984442 m, 11250 m/sec, 1071287 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 1039734 m, 11058 m/sec, 1132302 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 1095348 m, 11122 m/sec, 1193740 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 1151056 m, 11141 m/sec, 1255452 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false findpath[0m LTL false LTL model checker[0m LTL false LTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 1 0 LTL 0 0 0 0 1 0 1 0 AU 0 1 0 0 2 0 0 0 LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m FamilyReunion-COL-L00050M0005C002P002G001-LTLFireability-02 1206793 m, 11147 m/sec, 1316945 t fired, . CATEGORY VALUE PRODUCED BY[0m LTL true LTL model checker[0m LTL false LTL model checker[0m

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00050M0005C002P002G001"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FamilyReunion-COL-L00050M0005C002P002G001, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636268000404"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00050M0005C002P002G001.tgz
mv FamilyReunion-COL-L00050M0005C002P002G001 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;