About the Execution of LoLA for FamilyReunion-COL-L00050M0005C002P002G001
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1919175.00 | 0.00 | 0.00 | ????F???FT?????? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267900402.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FamilyReunion-COL-L00050M0005C002P002G001, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267900402
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 668K
-rw-r--r-- 1 mcc users 6.8K Apr 11 20:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Apr 11 20:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Apr 11 20:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K Apr 11 20:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 11 21:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 144K Apr 11 21:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Apr 11 21:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 110K Apr 11 21:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 24 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 137K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717151262044
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717153181219
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/FNDP) for 12 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/EQUN) for 12 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 12 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/FNDP) for 28 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 58 (type FNDP) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/EQUN) for 28 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 28 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/FNDP) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 63 (type FNDP) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/FNDP) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 12245, Transitions: 10560
[[35mlola[0m][W] findlow criterion violated for transition 59
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/EQUN) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/EQUN) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 64
[[35mlola[0m][W] findlow criterion violated for transition 63
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for transition 6
[[35mlola[0m][W] findlow criterion violated for transition 58
[[35mlola[0m][W] findlow criterion violated for transition 53
[[35mlola[0m][W] findlow criterion violated for transition 12
[[35mlola[0m][W] findlow criterion violated for transition 13
[[35mlola[0m][W] findlow criterion violated for transition 50
[[35mlola[0m][W] findlow criterion violated for transition 45
[[35mlola[0m][W] findlow criterion violated for transition 43
[[35mlola[0m][W] findlow criterion violated for transition 39
[[35mlola[0m][W] findlow criterion violated for transition 35
[[35mlola[0m][W] findlow criterion violated for transition 34
[[35mlola[0m][W] findlow criterion violated for transition 26
[[35mlola[0m][W] findlow criterion violated for transition 29
[[35mlola[0m][W] findlow criterion violated for transition 28
[[35mlola[0m][W] findlow criterion violated for 19 clusters
[[35mlola[0m][I] Time for checking findlow: 5
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 41 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/SRCH) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,51 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 12 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 197 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type FNDP) for 12 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 12 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 18
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type FNDP) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 28 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type FNDP) for 28 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 28 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type FNDP) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 73 (type EQUN) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 68 (type FNDP) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 31 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1543
[[35mlola[0m][I] fired transitions : 1543
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 2/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 3618 m, 723 m/sec, 11777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 7/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 10384 m, 1353 m/sec, 50032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 12/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 25093 m, 2941 m/sec, 143608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 17/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 35418 m, 2065 m/sec, 216593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 22/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 45118 m, 1940 m/sec, 283832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 27/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 53426 m, 1661 m/sec, 342840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 32/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 60209 m, 1356 m/sec, 392696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 37/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 74822 m, 2922 m/sec, 492451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 42/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 93447 m, 3725 m/sec, 636729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 47/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 112414 m, 3793 m/sec, 787891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 52/254 1/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 132847 m, 4086 m/sec, 938640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 57/254 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 152615 m, 3953 m/sec, 1090223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 62/254 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 171622 m, 3801 m/sec, 1241989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 67/254 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 192193 m, 4114 m/sec, 1393113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 72/254 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 211915 m, 3944 m/sec, 1544719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 77/254 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 230446 m, 3706 m/sec, 1692787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 82/254 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 249471 m, 3805 m/sec, 1844259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 87/254 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 267360 m, 3577 m/sec, 1996284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 92/254 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 284354 m, 3398 m/sec, 2148841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 97/254 3/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 301765 m, 3482 m/sec, 2301286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 102/254 3/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 320210 m, 3689 m/sec, 2453178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 107/254 3/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 336937 m, 3345 m/sec, 2605866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 112/254 3/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 353914 m, 3395 m/sec, 2758651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 117/254 3/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 374815 m, 4180 m/sec, 2909644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 122/254 3/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 393951 m, 3827 m/sec, 3061418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 127/254 3/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 412929 m, 3795 m/sec, 3213017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 132/254 3/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 431915 m, 3797 m/sec, 3364434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 137/254 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 449182 m, 3453 m/sec, 3516303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 142/254 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 466146 m, 3392 m/sec, 3668422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 147/254 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 484252 m, 3621 m/sec, 3820208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 152/254 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 502053 m, 3560 m/sec, 3970232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 157/254 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 518737 m, 3336 m/sec, 4121061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 162/254 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 536056 m, 3463 m/sec, 4271493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 167/254 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 556739 m, 4136 m/sec, 4420383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 172/254 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 575389 m, 3730 m/sec, 4569586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 177/254 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 593961 m, 3714 m/sec, 4719177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 182/254 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 612455 m, 3698 m/sec, 4869116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 187/254 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 629216 m, 3352 m/sec, 5020000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 192/254 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 646348 m, 3426 m/sec, 5172623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 197/254 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 664743 m, 3679 m/sec, 5324708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 202/254 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 682389 m, 3529 m/sec, 5476719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 207/254 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 699530 m, 3428 m/sec, 5629363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 212/254 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 717221 m, 3538 m/sec, 5781731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 217/254 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 735435 m, 3642 m/sec, 5933631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 222/254 6/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 752307 m, 3374 m/sec, 6086343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 227/254 6/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 768909 m, 3320 m/sec, 6239061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 232/254 6/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 786055 m, 3429 m/sec, 6391494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 237/254 6/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 801705 m, 3130 m/sec, 6544874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 242/254 6/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 817271 m, 3113 m/sec, 6697978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 247/254 6/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 832945 m, 3134 m/sec, 6850879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 252/254 6/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 849563 m, 3323 m/sec, 7003750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 3300 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 4/3300 1/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 24077 m, -165097 m/sec, 136650 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 5/253 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 20949 m, 4189 m/sec, 70463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 9/3300 1/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 45587 m, 4302 m/sec, 286711 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 10/235 3/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 39189 m, 3648 m/sec, 139980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 14/3300 1/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 67121 m, 4306 m/sec, 437228 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 15/235 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 58792 m, 3920 m/sec, 213182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 19/3300 1/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 87808 m, 4137 m/sec, 588693 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 20/235 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 74517 m, 3145 m/sec, 291367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 24/3300 1/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 106747 m, 3787 m/sec, 740710 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 25/235 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 91082 m, 3313 m/sec, 368930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 29/3300 1/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 126449 m, 3940 m/sec, 891453 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 30/235 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 107801 m, 3343 m/sec, 442196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 34/3300 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 146918 m, 4093 m/sec, 1041886 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 35/235 6/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 122762 m, 2992 m/sec, 516687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 39/3300 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 165815 m, 3779 m/sec, 1193532 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 40/235 7/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 137379 m, 2923 m/sec, 586144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 44/3300 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 185563 m, 3949 m/sec, 1344546 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 45/235 8/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 155098 m, 3543 m/sec, 663293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 49/3300 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 206103 m, 4108 m/sec, 1495755 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 50/235 9/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 172042 m, 3388 m/sec, 741137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 54/3300 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 225085 m, 3796 m/sec, 1647879 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 55/235 9/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 188888 m, 3369 m/sec, 818819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 59/3300 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 243822 m, 3747 m/sec, 1798169 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 60/235 10/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 203085 m, 2839 m/sec, 893095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 64/3300 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 262163 m, 3668 m/sec, 1950027 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 65/235 11/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 218953 m, 3173 m/sec, 966176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 69/3300 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 278948 m, 3357 m/sec, 2102553 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 70/235 11/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 234926 m, 3194 m/sec, 1042952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 74/3300 3/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 295730 m, 3356 m/sec, 2255163 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 75/235 12/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 252115 m, 3437 m/sec, 1120207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 79/3300 3/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 314603 m, 3774 m/sec, 2406698 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 80/235 13/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 270237 m, 3624 m/sec, 1196688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 84/3300 3/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 331885 m, 3456 m/sec, 2558976 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 85/235 14/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 286658 m, 3284 m/sec, 1274406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 89/3300 3/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 348799 m, 3382 m/sec, 2711442 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 90/235 14/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 302490 m, 3166 m/sec, 1352499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 94/3300 3/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 367677 m, 3775 m/sec, 2856821 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 95/235 15/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 315833 m, 2668 m/sec, 1429320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 99/3300 3/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 386667 m, 3798 m/sec, 3000722 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 100/235 15/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 330412 m, 2915 m/sec, 1504725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 104/3300 3/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 405426 m, 3751 m/sec, 3150211 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 105/235 16/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 343193 m, 2556 m/sec, 1579080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 109/3300 3/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 424434 m, 3801 m/sec, 3301550 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 110/235 17/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 357419 m, 2845 m/sec, 1654278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 114/3300 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 442473 m, 3607 m/sec, 3453741 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 115/235 17/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 371372 m, 2790 m/sec, 1724433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 119/3300 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 459375 m, 3380 m/sec, 3606589 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 120/235 18/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 385821 m, 2889 m/sec, 1803357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 124/3300 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 476496 m, 3424 m/sec, 3759069 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 125/235 19/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 397443 m, 2324 m/sec, 1872701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 129/3300 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 494778 m, 3656 m/sec, 3907945 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 130/235 19/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 410916 m, 2694 m/sec, 1948489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 134/3300 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 510917 m, 3227 m/sec, 4053502 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 135/235 20/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 425074 m, 2831 m/sec, 2024795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 139/3300 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 527227 m, 3262 m/sec, 4198975 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 140/235 21/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 441556 m, 3296 m/sec, 2100489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 144/3300 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 545925 m, 3739 m/sec, 4341909 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 145/235 21/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 457092 m, 3107 m/sec, 2177322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 149/3300 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 564738 m, 3762 m/sec, 4484800 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 150/235 22/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 473517 m, 3285 m/sec, 2253518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 154/3300 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 582733 m, 3599 m/sec, 4627781 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 155/235 23/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 488866 m, 3069 m/sec, 2330032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 159/3300 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 601490 m, 3751 m/sec, 4777063 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 160/235 24/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 502788 m, 2784 m/sec, 2405651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 164/3300 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 619567 m, 3615 m/sec, 4929445 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 165/235 24/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 516063 m, 2655 m/sec, 2485916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 169/3300 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 636465 m, 3379 m/sec, 5082358 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 170/235 25/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 530420 m, 2871 m/sec, 2565374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 174/3300 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 653578 m, 3422 m/sec, 5234809 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 175/235 26/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 544790 m, 2874 m/sec, 2644617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 179/3300 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 672247 m, 3733 m/sec, 5386794 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 180/235 27/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 560047 m, 3051 m/sec, 2723143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 184/3300 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 689143 m, 3379 m/sec, 5539741 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 185/235 27/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 574608 m, 2912 m/sec, 2803115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 189/3300 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 706320 m, 3435 m/sec, 5692741 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 190/235 28/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 588910 m, 2860 m/sec, 2883215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 194/3300 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 724842 m, 3704 m/sec, 5844666 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 195/235 29/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 602909 m, 2799 m/sec, 2962734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 200/235 29/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 615568 m, 2531 m/sec, 3043096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 205/253 30/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 627455 m, 2377 m/sec, 3123973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 210/253 30/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 640116 m, 2532 m/sec, 3204162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 215/253 31/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 655921 m, 3161 m/sec, 3281834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 220/253 32/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 671411 m, 3098 m/sec, 3359618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 225/253 32/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 687467 m, 3211 m/sec, 3436883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 230/253 33/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 704892 m, 3485 m/sec, 3513268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 235/253 33/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 719785 m, 2978 m/sec, 3591247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 240/253 34/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 733360 m, 2715 m/sec, 3670189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 245/253 34/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 748588 m, 3045 m/sec, 3748110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 250/253 35/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 765118 m, 3306 m/sec, 3825742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 3045 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 5/253 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 25540 m, 5108 m/sec, 76367 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 4/3045 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 21063 m, -148811 m/sec, 71138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 10/253 3/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 48029 m, 4497 m/sec, 157808 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 9/234 3/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 40800 m, 3947 m/sec, 145423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 15/253 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 68395 m, 4073 m/sec, 240016 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 14/234 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 60235 m, 3887 m/sec, 219793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 20/253 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 84487 m, 3218 m/sec, 322912 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 19/234 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 75717 m, 3096 m/sec, 296701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 25/253 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 105770 m, 4256 m/sec, 405087 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 24/234 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 91604 m, 3177 m/sec, 371409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 30/253 6/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 123491 m, 3544 m/sec, 492816 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 29/234 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 108828 m, 3444 m/sec, 447161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 35/253 7/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 142813 m, 3864 m/sec, 579831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 40/253 8/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 167186 m, 4874 m/sec, 664742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 45/253 9/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 184226 m, 3408 m/sec, 752142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 50/253 10/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 201690 m, 3492 m/sec, 839336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 55/253 11/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 218993 m, 3460 m/sec, 926449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 60/253 12/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 239488 m, 4099 m/sec, 1012749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 65/253 13/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 261227 m, 4347 m/sec, 1098364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 70/253 14/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 280433 m, 3841 m/sec, 1184186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 75/253 15/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 303225 m, 4558 m/sec, 1269705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 80/253 16/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 321780 m, 3711 m/sec, 1356945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 85/253 17/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 339126 m, 3469 m/sec, 1444622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 90/253 17/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 353416 m, 2858 m/sec, 1532765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 95/253 18/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 368705 m, 3057 m/sec, 1620463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 100/253 19/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 386249 m, 3508 m/sec, 1707193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 105/253 19/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 403060 m, 3362 m/sec, 1794091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 110/253 20/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 420116 m, 3411 m/sec, 1881101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 115/253 21/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 437454 m, 3467 m/sec, 1967762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 120/253 22/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 457372 m, 3983 m/sec, 2053548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 125/253 22/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 476010 m, 3727 m/sec, 2139899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 130/253 23/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 496334 m, 4064 m/sec, 2225087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 135/253 24/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 515433 m, 3819 m/sec, 2310956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 140/253 25/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 533716 m, 3656 m/sec, 2397047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 145/253 26/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 553600 m, 3976 m/sec, 2483053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 150/253 27/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 572366 m, 3753 m/sec, 2569204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 155/253 28/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 593687 m, 4264 m/sec, 2654190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 160/253 28/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 610488 m, 3360 m/sec, 2740593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 165/253 29/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 628987 m, 3699 m/sec, 2826159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 170/253 30/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 650327 m, 4268 m/sec, 2910990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 175/253 32/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 671066 m, 4147 m/sec, 2996000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 180/253 32/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 689712 m, 3729 m/sec, 3082273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 185/253 33/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 707204 m, 3498 m/sec, 3168881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 190/253 34/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 721627 m, 2884 m/sec, 3255696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 196/253 35/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 737821 m, 3238 m/sec, 3342225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 201/253 35/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 754776 m, 3391 m/sec, 3428821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 206/253 36/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 771810 m, 3406 m/sec, 3515409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 211/253 37/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 788962 m, 3430 m/sec, 3601890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 216/253 38/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 809186 m, 4044 m/sec, 3687276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 221/253 39/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 828024 m, 3767 m/sec, 3773056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 226/253 40/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 848865 m, 4168 m/sec, 3858213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 231/253 40/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 867835 m, 3794 m/sec, 3944224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 236/253 41/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 885042 m, 3441 m/sec, 4030944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 241/253 42/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 906261 m, 4243 m/sec, 4116232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 246/253 43/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 923539 m, 3455 m/sec, 4202462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 251/253 44/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 946466 m, 4585 m/sec, 4286948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 2789 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1332
[[35mlola[0m][I] fired transitions : 1381
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 5/253 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 25092 m, -184274 m/sec, 74138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 10/253 3/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 48642 m, 4710 m/sec, 160002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 15/253 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 69576 m, 4186 m/sec, 246677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 20/253 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 86972 m, 3479 m/sec, 334122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 307 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 5/307 2/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 30155 m, 6031 m/sec, 85444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 10/307 4/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 55620 m, 5093 m/sec, 174023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 15/307 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 80570 m, 4990 m/sec, 262423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 20/307 7/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 105477 m, 4981 m/sec, 350780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 25/307 8/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 129731 m, 4850 m/sec, 439063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 30/307 10/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 154420 m, 4937 m/sec, 527328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 35/307 11/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 177349 m, 4585 m/sec, 615926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 40/307 12/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 198556 m, 4241 m/sec, 704546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 45/307 14/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 219924 m, 4273 m/sec, 792949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 50/307 15/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 243309 m, 4677 m/sec, 880301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 55/307 16/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 267248 m, 4787 m/sec, 968176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 60/307 17/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 287569 m, 4064 m/sec, 1051815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 65/307 19/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 308540 m, 4194 m/sec, 1136987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 70/307 20/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 330196 m, 4331 m/sec, 1224840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 75/307 21/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 351738 m, 4308 m/sec, 1313401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 80/307 22/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 373452 m, 4342 m/sec, 1401506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 85/307 24/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 396222 m, 4554 m/sec, 1489621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 90/307 25/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 420355 m, 4826 m/sec, 1577573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 95/307 26/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 442415 m, 4412 m/sec, 1666130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 100/307 28/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 464488 m, 4414 m/sec, 1754260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 105/307 29/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 485471 m, 4196 m/sec, 1842433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 110/307 30/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 507634 m, 4432 m/sec, 1930417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 115/307 32/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 531359 m, 4745 m/sec, 2018792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 120/307 33/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 555015 m, 4731 m/sec, 2107252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 125/307 34/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 576327 m, 4262 m/sec, 2196120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 130/307 35/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 597858 m, 4306 m/sec, 2283787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 135/307 37/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 618827 m, 4193 m/sec, 2370980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 140/307 38/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 639909 m, 4216 m/sec, 2458651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 145/307 39/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 661637 m, 4345 m/sec, 2546434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 150/307 40/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 682272 m, 4127 m/sec, 2634235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 155/307 41/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 701598 m, 3865 m/sec, 2722314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 160/307 43/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 720752 m, 3830 m/sec, 2810186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 165/307 44/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 739486 m, 3746 m/sec, 2898293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 170/307 45/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 758843 m, 3871 m/sec, 2986002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 175/307 46/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 777295 m, 3690 m/sec, 3073922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 180/307 47/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 798660 m, 4273 m/sec, 3161250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 185/307 48/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 819076 m, 4083 m/sec, 3248549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 190/307 49/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 837729 m, 3730 m/sec, 3336287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 195/307 50/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 857034 m, 3861 m/sec, 3423723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 200/307 51/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 875467 m, 3686 m/sec, 3511533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 205/307 53/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 894904 m, 3887 m/sec, 3599728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 210/307 54/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 914849 m, 3989 m/sec, 3687640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 215/307 55/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 938906 m, 4811 m/sec, 3774171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 220/307 56/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 960973 m, 4413 m/sec, 3861324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 225/307 58/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 982719 m, 4349 m/sec, 3948415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 230/307 59/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1003557 m, 4167 m/sec, 4035675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 235/307 60/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1025509 m, 4390 m/sec, 4122861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 240/307 61/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1047312 m, 4360 m/sec, 4210004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 245/307 63/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1067951 m, 4127 m/sec, 4297567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 250/307 64/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1087557 m, 3921 m/sec, 4385506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 255/307 65/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1106672 m, 3823 m/sec, 4474116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 260/307 66/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1125813 m, 3828 m/sec, 4562687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 265/307 67/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1146455 m, 4128 m/sec, 4650723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 270/307 68/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1167532 m, 4215 m/sec, 4738641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 275/307 69/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1187298 m, 3953 m/sec, 4827120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 280/307 70/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1206844 m, 3909 m/sec, 4915421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 285/307 72/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1225932 m, 3817 m/sec, 5003616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 290/307 73/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1244476 m, 3708 m/sec, 5086938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 295/307 74/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1263885 m, 3881 m/sec, 5175414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 300/307 75/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1283020 m, 3827 m/sec, 5263567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 305/307 76/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 1302994 m, 3994 m/sec, 5351780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 39 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 306 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 2454 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 5/306 7/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 60074 m, 12014 m/sec, 60972 t fired, .
[[35mlola[0m][.] 39 CTL EXCL 5/2454 2/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 24418 m, -255715 m/sec, 67628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 10/306 13/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 134938 m, 14972 m/sec, 136693 t fired, .
[[35mlola[0m][.] 39 CTL EXCL 10/272 4/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 49480 m, 5012 m/sec, 151255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 15/306 20/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 210145 m, 15041 m/sec, 212835 t fired, .
[[35mlola[0m][.] 39 CTL EXCL 15/272 5/5 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 73091 m, 4722 m/sec, 235112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 39 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 20/306 27/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 286366 m, 15244 m/sec, 289813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 25/306 35/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 363104 m, 15347 m/sec, 367614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 30/306 42/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 439368 m, 15252 m/sec, 445557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 35/306 47/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 497493 m, 11625 m/sec, 520608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 40/306 48/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 510535 m, 2608 m/sec, 596511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 45/306 48/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 523261 m, 2545 m/sec, 676745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 50/306 49/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 535827 m, 2513 m/sec, 755785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 55/306 49/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 549082 m, 2651 m/sec, 834101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 60/306 50/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 560751 m, 2333 m/sec, 916269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 65/306 50/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 572505 m, 2350 m/sec, 998231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 70/306 51/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 583806 m, 2260 m/sec, 1080322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 75/306 51/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 596839 m, 2606 m/sec, 1162395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 80/306 52/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 608822 m, 2396 m/sec, 1245454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 85/306 52/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 619885 m, 2212 m/sec, 1328272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 90/306 53/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 631155 m, 2254 m/sec, 1410818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 95/306 53/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 643384 m, 2445 m/sec, 1492395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 100/306 54/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 658107 m, 2944 m/sec, 1575525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 105/306 55/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 671954 m, 2769 m/sec, 1658036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 110/306 55/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 683443 m, 2297 m/sec, 1740432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 115/306 56/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 693993 m, 2110 m/sec, 1822776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 120/306 56/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 706362 m, 2473 m/sec, 1904906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 125/306 57/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 717727 m, 2273 m/sec, 1987587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 130/306 57/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 730033 m, 2461 m/sec, 2068497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 135/306 58/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 740749 m, 2143 m/sec, 2146160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 140/306 59/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 753662 m, 2582 m/sec, 2227373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 145/306 59/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 765289 m, 2325 m/sec, 2309645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 150/306 60/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 776743 m, 2290 m/sec, 2391442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 155/306 60/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 788643 m, 2380 m/sec, 2473941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 160/306 60/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 798968 m, 2065 m/sec, 2556978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 165/306 61/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 809375 m, 2081 m/sec, 2639560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 170/306 61/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 820798 m, 2284 m/sec, 2722383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 175/306 62/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 831080 m, 2056 m/sec, 2805658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 180/306 62/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 840133 m, 1810 m/sec, 2881307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 185/306 63/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 851724 m, 2318 m/sec, 2963825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 190/306 63/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 864082 m, 2471 m/sec, 3047099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 195/306 64/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 874295 m, 2042 m/sec, 3129546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 200/306 64/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 885200 m, 2181 m/sec, 3209461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 205/306 65/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 894949 m, 1949 m/sec, 3291943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 210/306 65/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 905746 m, 2159 m/sec, 3375631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 215/306 66/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 916408 m, 2132 m/sec, 3458328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 220/306 66/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 929948 m, 2708 m/sec, 3542417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 225/306 67/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 940865 m, 2183 m/sec, 3626494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 230/306 67/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 952492 m, 2325 m/sec, 3710108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 235/306 68/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 964186 m, 2338 m/sec, 3793211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 240/306 69/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 977449 m, 2652 m/sec, 3877580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 245/306 70/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 989821 m, 2474 m/sec, 3962280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 250/306 70/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 999855 m, 2006 m/sec, 4046608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 255/306 70/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1009710 m, 1971 m/sec, 4128290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 260/306 71/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1020787 m, 2215 m/sec, 4212448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 265/306 71/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1031281 m, 2098 m/sec, 4295785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 270/306 72/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1041672 m, 2078 m/sec, 4378667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 275/306 73/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1053345 m, 2334 m/sec, 4462219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 280/306 73/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1063992 m, 2129 m/sec, 4546474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 285/306 74/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1074119 m, 2025 m/sec, 4630441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 290/306 74/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1085301 m, 2236 m/sec, 4714267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 295/306 75/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1095858 m, 2111 m/sec, 4798707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 300/306 75/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1105737 m, 1975 m/sec, 4882873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 305/306 76/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 1114986 m, 1849 m/sec, 4967776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 306 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 2144 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 26 (type EXCL) for FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 5/306 5/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06 72603 m, 14520 m/sec, 73227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 10/306 9/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06 161467 m, 17772 m/sec, 163326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 15/306 13/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06 249596 m, 17625 m/sec, 252691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 20/306 16/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06 330716 m, 16224 m/sec, 334973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 25/306 19/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06 412891 m, 16435 m/sec, 418687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 30/306 22/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06 498333 m, 17088 m/sec, 505326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 35/306 24/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06 584180 m, 17169 m/sec, 592490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 40/306 27/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06 669503 m, 17064 m/sec, 679051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 45/306 30/2000 FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-06 753079 m, 16715 m/sec, 763879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00050M0005C002P002G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00050M0005C002P002G001"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FamilyReunion-COL-L00050M0005C002P002G001, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267900402"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00050M0005C002P002G001.tgz
mv FamilyReunion-COL-L00050M0005C002P002G001 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;