About the Execution of LoLA for FamilyReunion-COL-L00010M0001C001P001G001
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 3012623.00 | 0.00 | 0.00 | T??????????????? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267900386.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FamilyReunion-COL-L00010M0001C001P001G001, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267900386
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 636K
-rw-r--r-- 1 mcc users 7.4K Apr 11 20:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Apr 11 20:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Apr 11 20:14 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 11 20:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 11 20:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 171K Apr 11 20:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Apr 11 20:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Apr 11 20:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 24 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 134K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717142772228
FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717145784851
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/FNDP) for 0 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/EQUN) for 0 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/SRCH) for 0 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/SRCH) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/FNDP) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/FNDP) for 40 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/EQUN) for 40 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/SRCH) for 40 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/SRCH) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 77 (type FNDP) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/FNDP) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 1486, Transitions: 1234
[[35mlola[0m][W] findlow criterion violated for transition 59
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/EQUN) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/EQUN) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 64
[[35mlola[0m][W] findlow criterion violated for transition 63
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for transition 6
[[35mlola[0m][W] findlow criterion violated for transition 58
[[35mlola[0m][I] Rule S: 0 transitions removed,11 places removed
[[35mlola[0m][W] findlow criterion violated for transition 53
[[35mlola[0m][I] LAUNCH task # 82 (type EXCL) for 40 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type FNDP) for 40 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 40 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 18
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 80 (type FNDP) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 81 (type EQUN) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 80 (type FNDP) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 83 (type FNDP) for 0 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 0 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 215
[[35mlola[0m][I] fired transitions : 429
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] findlow criterion violated for transition 12
[[35mlola[0m][I] LAUNCH task # 85 (type EXCL) for 0 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 85 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 83 (type FNDP) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 84 (type EQUN) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 13
[[35mlola[0m][W] findlow criterion violated for transition 50
[[35mlola[0m][W] findlow criterion violated for transition 45
[[35mlola[0m][I] FINISHED task # 83 (type FNDP) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] findlow criterion violated for transition 43
[[35mlola[0m][W] findlow criterion violated for transition 39
[[35mlola[0m][W] findlow criterion violated for transition 35
[[35mlola[0m][W] findlow criterion violated for transition 34
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 26
[[35mlola[0m][W] findlow criterion violated for transition 29
[[35mlola[0m][W] findlow criterion violated for transition 28
[[35mlola[0m][W] findlow criterion violated for 19 clusters
[[35mlola[0m][I] Time for checking findlow: 5
[[35mlola[0m][I] LAUNCH task # 92 (type SKEL/SRCH) for 40 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 92 (type SKEL/SRCH) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 2/211 1/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 121914 m, 24382 m/sec, 495210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 7/211 3/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 350427 m, 45702 m/sec, 1618012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 12/211 5/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 570120 m, 43938 m/sec, 2764980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 17/211 7/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 795890 m, 45154 m/sec, 3914074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 22/211 8/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 1021904 m, 45202 m/sec, 5060165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 27/211 10/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 1237223 m, 43063 m/sec, 6178945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 32/211 12/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 1467370 m, 46029 m/sec, 7325703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 37/211 13/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 1662591 m, 39044 m/sec, 8431316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 42/211 15/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 1881764 m, 43834 m/sec, 9580331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 47/211 16/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 2084361 m, 40519 m/sec, 10711397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 52/211 18/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 2301912 m, 43510 m/sec, 11828281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 57/211 19/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 2509503 m, 41518 m/sec, 12927108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 62/211 20/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 2721659 m, 42431 m/sec, 14026528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 67/211 22/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 2943102 m, 44288 m/sec, 15145149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 72/211 23/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 3151376 m, 41654 m/sec, 16247896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 77/211 24/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 3360908 m, 41906 m/sec, 17360410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 82/211 26/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 3574659 m, 42750 m/sec, 18470181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 87/211 27/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 3770369 m, 39142 m/sec, 19615270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 92/211 29/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 3961872 m, 38300 m/sec, 20738649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 97/211 30/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 4147762 m, 37178 m/sec, 21867118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 102/211 32/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 4336546 m, 37756 m/sec, 22986545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 107/211 33/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 4519829 m, 36656 m/sec, 24103029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 112/211 34/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 4721418 m, 40317 m/sec, 25219431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 117/211 36/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 4921147 m, 39945 m/sec, 26295031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 122/211 37/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 5106475 m, 37065 m/sec, 27374956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 127/211 38/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 5277243 m, 34153 m/sec, 28426878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 132/211 40/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 5488934 m, 42338 m/sec, 29539268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 137/211 41/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 5668497 m, 35912 m/sec, 30675952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 142/211 43/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 5872273 m, 40755 m/sec, 31824881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 147/211 44/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 6065443 m, 38634 m/sec, 32970938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 152/211 45/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 6234468 m, 33805 m/sec, 34033007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 157/211 47/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 6428435 m, 38793 m/sec, 35180505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 162/211 48/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 6621242 m, 38561 m/sec, 36335339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 167/211 50/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 6809014 m, 37554 m/sec, 37471503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 172/211 51/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 6998449 m, 37887 m/sec, 38602657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 177/211 52/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 7189287 m, 38167 m/sec, 39744037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 182/211 54/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 7362419 m, 34626 m/sec, 40887752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 187/211 55/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 7545125 m, 36541 m/sec, 42030688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 192/211 56/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 7715901 m, 34155 m/sec, 43162324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 197/211 58/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 7893496 m, 35519 m/sec, 44276101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 202/211 59/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 8083669 m, 38034 m/sec, 45376231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 207/211 60/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 8255658 m, 34397 m/sec, 46477257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 62 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 3385 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1198
[[35mlola[0m][I] fired transitions : 1207
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 5/225 2/5 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 257202 m, -1599691 m/sec, 1161499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 10/225 4/5 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 481817 m, 44923 m/sec, 2316855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 5/240 12/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 539896 m, 107979 m/sec, 642700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 10/240 24/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 1049258 m, 101872 m/sec, 1266541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 15/240 35/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 1545481 m, 99244 m/sec, 1877199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 20/240 46/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 2057761 m, 102456 m/sec, 2502620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 25/240 57/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 2555182 m, 99484 m/sec, 3122349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 30/240 68/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 3035393 m, 96042 m/sec, 3725593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 35/240 79/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 3520780 m, 97077 m/sec, 4327059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 40/240 90/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 4004853 m, 96814 m/sec, 4931214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 45/240 101/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 4474604 m, 93950 m/sec, 5524605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 50/240 111/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 4957942 m, 96667 m/sec, 6112523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 55/240 121/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 5465838 m, 101579 m/sec, 6704565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 60/240 131/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 5974009 m, 101634 m/sec, 7301089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 65/240 141/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 6471152 m, 99428 m/sec, 7887360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 70/240 151/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 6955788 m, 96927 m/sec, 8464405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 75/240 161/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 7469408 m, 102724 m/sec, 9057869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 80/240 171/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 7972794 m, 100677 m/sec, 9644806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 85/240 181/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 8467771 m, 98995 m/sec, 10231686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 90/240 190/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 8964012 m, 99248 m/sec, 10816632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 95/240 200/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 9464339 m, 100065 m/sec, 11399797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 100/240 210/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 9976889 m, 102510 m/sec, 11984529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 105/240 219/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 10495562 m, 103734 m/sec, 12579108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 110/240 229/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 10978446 m, 96576 m/sec, 13142539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 115/240 239/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 11485955 m, 101501 m/sec, 13738284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 120/240 249/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 11980961 m, 99001 m/sec, 14322006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 125/240 258/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 12465189 m, 96845 m/sec, 14898502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 130/240 268/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 12979107 m, 102783 m/sec, 15481989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 135/240 277/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 13479168 m, 100012 m/sec, 16056946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 140/240 287/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 13995906 m, 103347 m/sec, 16641669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 145/240 296/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 14499063 m, 100631 m/sec, 17218329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 150/240 306/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 15021470 m, 104481 m/sec, 17805742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 155/240 316/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 15532469 m, 102199 m/sec, 18399188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 160/240 325/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 16038932 m, 101292 m/sec, 18992426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 165/240 335/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 16533317 m, 98877 m/sec, 19576771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 170/240 345/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 17020176 m, 97371 m/sec, 20154289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 175/240 354/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 17526250 m, 101214 m/sec, 20734006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 180/240 364/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 18027940 m, 100338 m/sec, 21309128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 185/240 373/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 18535106 m, 101433 m/sec, 21884013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 190/240 382/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 19036597 m, 100298 m/sec, 22459215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 195/240 391/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 19547795 m, 102239 m/sec, 23033495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 200/240 401/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 20059278 m, 102296 m/sec, 23614193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 205/240 410/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 20559320 m, 100008 m/sec, 24185529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 210/240 419/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 21075770 m, 103290 m/sec, 24762973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 215/240 429/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 21594759 m, 103797 m/sec, 25344575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 220/240 439/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 22103934 m, 101835 m/sec, 25935332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 225/240 448/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 22608537 m, 100920 m/sec, 26526135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 230/240 458/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 23097923 m, 97877 m/sec, 27104836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 235/240 467/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 23582923 m, 97000 m/sec, 27679630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 240/240 477/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 24083304 m, 100076 m/sec, 28254746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 60 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 2 0 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 40 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 3125 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 60 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 5/240 4/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 451394 m, 90278 m/sec, 624499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 10/240 7/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 888554 m, 87432 m/sec, 1242534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 15/240 11/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 1314447 m, 85178 m/sec, 1852485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 20/240 14/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 1740880 m, 85286 m/sec, 2460286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 25/240 17/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 2162031 m, 84230 m/sec, 3063791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 30/240 20/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 2583735 m, 84340 m/sec, 3677553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 35/240 23/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 2968556 m, 76964 m/sec, 4294700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 40/240 26/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 3346223 m, 75533 m/sec, 4905135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 45/240 29/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 3729789 m, 76713 m/sec, 5518889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 50/240 32/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 4104396 m, 74921 m/sec, 6128637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 55/240 35/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 4479021 m, 74925 m/sec, 6735196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 60/240 37/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 4867951 m, 77786 m/sec, 7335110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 65/240 40/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 5245005 m, 75410 m/sec, 7938980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 70/240 43/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 5610345 m, 73068 m/sec, 8538509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 75/240 45/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 5977996 m, 73530 m/sec, 9130357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 80/240 47/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 6339653 m, 72331 m/sec, 9719230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 85/240 50/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 6694740 m, 71017 m/sec, 10321505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 90/240 53/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 7065364 m, 74124 m/sec, 10919909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 95/240 55/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 7435319 m, 73991 m/sec, 11515223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 100/240 57/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 7789756 m, 70887 m/sec, 12102738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 105/240 60/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 8146553 m, 71359 m/sec, 12696993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 110/240 62/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 8511127 m, 72914 m/sec, 13284822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 115/240 65/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 8870046 m, 71783 m/sec, 13880295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 120/240 68/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 9257737 m, 77538 m/sec, 14487148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 125/240 71/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 9688788 m, 86210 m/sec, 15112943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 130/240 74/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 10079444 m, 78131 m/sec, 15724061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 135/240 77/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 10449614 m, 74034 m/sec, 16331929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 140/240 80/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 10812440 m, 72565 m/sec, 16934768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 145/240 83/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 11181910 m, 73894 m/sec, 17541629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 150/240 85/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 11546889 m, 72995 m/sec, 18146430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 155/240 87/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 11909563 m, 72534 m/sec, 18739578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 160/240 90/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 12266615 m, 71410 m/sec, 19338343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 165/240 92/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 12630783 m, 72833 m/sec, 19938387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 170/240 94/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 12998092 m, 73461 m/sec, 20536185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 641
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 175/240 96/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 13339611 m, 68303 m/sec, 21106924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 180/240 99/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 13709343 m, 73946 m/sec, 21712902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 646
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 185/240 101/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 14070309 m, 72193 m/sec, 22295240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 190/240 104/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 14436229 m, 73184 m/sec, 22876507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 195/240 106/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 14802450 m, 73244 m/sec, 23461076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 200/240 109/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 15208568 m, 81223 m/sec, 24076339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 205/240 112/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 15559102 m, 70106 m/sec, 24678343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 210/240 114/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 15911429 m, 70465 m/sec, 25270540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 215/240 116/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 16254576 m, 68629 m/sec, 25862285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 220/240 119/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 16591331 m, 67351 m/sec, 26454597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 225/240 121/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 16941279 m, 69989 m/sec, 27043675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 230/240 123/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 17290031 m, 69750 m/sec, 27640440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 235/240 125/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 17645603 m, 71114 m/sec, 28237653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 1 0 10 0 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 240/240 128/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 17998762 m, 70631 m/sec, 28831277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 57 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ 0 1 0 0 10 1 0 4
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 40 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 40 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 2880 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 261 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 5/261 3/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 167035 m, 33407 m/sec, 678199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 10/261 5/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 305863 m, 27765 m/sec, 1361125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 15/261 6/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 464473 m, 31722 m/sec, 2032941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 20/261 8/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 593983 m, 25902 m/sec, 2718339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 25/261 10/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 716704 m, 24544 m/sec, 3394921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 30/261 11/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 837568 m, 24172 m/sec, 4070552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 35/261 13/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 958898 m, 24266 m/sec, 4749001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 40/261 14/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 1065012 m, 21222 m/sec, 5429529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 45/261 16/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 1163124 m, 19622 m/sec, 6091452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 50/261 17/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 1279721 m, 23319 m/sec, 6758794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 55/261 18/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 1398497 m, 23755 m/sec, 7426318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 60/261 20/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 1526969 m, 25694 m/sec, 8103374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 65/261 22/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 1653382 m, 25282 m/sec, 8784403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 70/261 23/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 1771804 m, 23684 m/sec, 9456964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 75/261 24/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 1906341 m, 26907 m/sec, 10116385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 80/261 26/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 2024901 m, 23712 m/sec, 10746124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 85/261 27/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 2157125 m, 26444 m/sec, 11396436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 90/261 29/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 2294717 m, 27518 m/sec, 12060452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 95/261 30/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 2428787 m, 26814 m/sec, 12731313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 100/261 32/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 2548157 m, 23874 m/sec, 13391905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 105/261 33/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 2671742 m, 24717 m/sec, 14064874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 110/261 35/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 2788380 m, 23327 m/sec, 14732377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 115/261 36/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 2901349 m, 22593 m/sec, 15396425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 120/261 38/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 3033140 m, 26358 m/sec, 16050866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 125/261 39/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 3154163 m, 24204 m/sec, 16707250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 130/261 40/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 3276767 m, 24520 m/sec, 17365089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 135/261 42/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 3398366 m, 24319 m/sec, 18043370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 140/261 44/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 3514272 m, 23181 m/sec, 18721792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 145/261 45/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 3623035 m, 21752 m/sec, 19396575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 150/261 47/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 3733170 m, 22027 m/sec, 20072498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 155/261 49/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 3865166 m, 26399 m/sec, 20753519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 160/261 50/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 3993953 m, 25757 m/sec, 21423226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 165/261 52/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 4113592 m, 23927 m/sec, 22092199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 170/261 53/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 4220034 m, 21288 m/sec, 22753928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 175/261 54/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 4320952 m, 20183 m/sec, 23419397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 180/261 56/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 4435640 m, 22937 m/sec, 24090105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 185/261 57/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 4553574 m, 23586 m/sec, 24759677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 190/261 59/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 4663009 m, 21887 m/sec, 25429952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 195/261 60/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 4780972 m, 23592 m/sec, 26103998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 200/261 62/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 4893819 m, 22569 m/sec, 26770625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 205/261 63/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 4998889 m, 21014 m/sec, 27432976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 210/261 64/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 5113067 m, 22835 m/sec, 28101930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 215/261 66/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 5215433 m, 20473 m/sec, 28769719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 220/261 67/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 5313058 m, 19525 m/sec, 29440359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 225/261 68/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 5405955 m, 18579 m/sec, 30110276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 230/261 70/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 5502661 m, 19341 m/sec, 30774663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 235/261 71/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 5593409 m, 18149 m/sec, 31435990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 240/261 72/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 5676438 m, 16605 m/sec, 32101439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 245/261 73/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 5767749 m, 18262 m/sec, 32761641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 250/261 74/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 5853941 m, 17238 m/sec, 33421780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 255/261 76/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 5964867 m, 22185 m/sec, 34096355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 260/261 77/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 6066709 m, 20368 m/sec, 34776435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 261 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 2615 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 404
[[35mlola[0m][I] fired transitions : 403
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 5/261 3/5 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 167000 m, -1179941 m/sec, 678013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 10/261 5/5 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 305839 m, 27767 m/sec, 1360942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 5/288 2/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 99246 m, 19849 m/sec, 628534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 10/288 3/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 190650 m, 18280 m/sec, 1261409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 15/288 4/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 281939 m, 18257 m/sec, 1887021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 20/288 6/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 374547 m, 18521 m/sec, 2528667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 25/288 7/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 467199 m, 18530 m/sec, 3166475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 30/288 8/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 552143 m, 16988 m/sec, 3811224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 35/288 9/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 635377 m, 16646 m/sec, 4453947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 40/288 10/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 709227 m, 14770 m/sec, 5097118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 45/288 11/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 801352 m, 18425 m/sec, 5725104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 50/288 12/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 890952 m, 17920 m/sec, 6352878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 55/288 13/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 980192 m, 17848 m/sec, 6995672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 60/288 14/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1065885 m, 17138 m/sec, 7635721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 65/288 15/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1151429 m, 17108 m/sec, 8275771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 70/288 16/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1230670 m, 15848 m/sec, 8914259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 75/288 17/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1302896 m, 14445 m/sec, 9553638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 80/288 18/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1382749 m, 15970 m/sec, 10184050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 85/288 19/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1467189 m, 16888 m/sec, 10808726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 90/288 20/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1558599 m, 18282 m/sec, 11439685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 95/288 21/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1647770 m, 17834 m/sec, 12060924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 100/288 22/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1737895 m, 18025 m/sec, 12691764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 105/288 23/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1816272 m, 15675 m/sec, 13315297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 110/288 24/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1896771 m, 16099 m/sec, 13902624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 115/288 25/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 1985291 m, 17704 m/sec, 14514807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 120/288 26/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2073635 m, 17668 m/sec, 15122133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 125/288 27/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2162024 m, 17677 m/sec, 15753979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 130/288 28/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2240394 m, 15674 m/sec, 16378311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 135/288 29/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2321357 m, 16192 m/sec, 17001721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 140/288 30/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2398130 m, 15354 m/sec, 17610585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 145/288 32/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2476547 m, 15683 m/sec, 18233720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 150/288 33/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2556001 m, 15890 m/sec, 18860429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 155/288 34/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2629659 m, 14731 m/sec, 19488531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 160/288 34/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2697766 m, 13621 m/sec, 20066876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 165/288 35/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2762916 m, 13030 m/sec, 20672695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 170/288 36/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2831481 m, 13713 m/sec, 21292060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 175/288 37/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2907387 m, 15181 m/sec, 21887160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 180/288 38/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 2984267 m, 15376 m/sec, 22505373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 185/288 39/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3062609 m, 15668 m/sec, 23139279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 190/288 40/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3137260 m, 14930 m/sec, 23773772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 195/288 41/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3210401 m, 14628 m/sec, 24405057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 200/288 42/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3281932 m, 14306 m/sec, 25016988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 205/288 43/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3346817 m, 12977 m/sec, 25622243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 210/288 43/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3405870 m, 11810 m/sec, 26226021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 215/288 44/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3474803 m, 13786 m/sec, 26818862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 220/288 45/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3543497 m, 13738 m/sec, 27407276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 225/288 46/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3622681 m, 15836 m/sec, 28020874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 230/288 46/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3696788 m, 14821 m/sec, 28632451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 235/288 47/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3777020 m, 16046 m/sec, 29257464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 240/288 48/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3854506 m, 15497 m/sec, 29885455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 245/288 49/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3924145 m, 13927 m/sec, 30512778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 250/288 50/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 3997083 m, 14587 m/sec, 31117203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 255/288 51/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 4077030 m, 15989 m/sec, 31749333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 260/288 52/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 4155305 m, 15655 m/sec, 32366548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 265/288 53/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 4242031 m, 17345 m/sec, 33011926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 270/288 54/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 4323714 m, 16336 m/sec, 33656828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 275/288 55/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 4407066 m, 16670 m/sec, 34299433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 280/288 56/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 4485762 m, 15739 m/sec, 34924624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 285/288 57/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 4566301 m, 16107 m/sec, 35560500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 2310 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 5/288 4/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 220952 m, 44190 m/sec, 567976 t fired, .
[[35mlola[0m][.] 26 CTL EXCL 5/2310 2/5 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 98672 m, -893525 m/sec, 625053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 10/288 6/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 429400 m, 41689 m/sec, 1145598 t fired, .
[[35mlola[0m][.] 26 CTL EXCL 10/256 3/5 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 191408 m, 18547 m/sec, 1266085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 15/288 10/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 664946 m, 47109 m/sec, 1781080 t fired, .
[[35mlola[0m][.] 26 CTL EXCL 15/256 4/5 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 280537 m, 17825 m/sec, 1874844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 20/288 13/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 893634 m, 45737 m/sec, 2411833 t fired, .
[[35mlola[0m][.] 26 CTL EXCL 20/256 5/5 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 368480 m, 17588 m/sec, 2488527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 26 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 25/288 16/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 1094162 m, 40105 m/sec, 3084935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 30/288 18/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 1316193 m, 44406 m/sec, 3743003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 35/288 21/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 1572363 m, 51234 m/sec, 4389721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 40/288 24/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 1804021 m, 46331 m/sec, 5049170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 45/288 27/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 2010206 m, 41237 m/sec, 5721262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 50/288 30/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 2212144 m, 40387 m/sec, 6384605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 55/288 32/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 2400889 m, 37749 m/sec, 7043725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 60/288 35/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 2594585 m, 38739 m/sec, 7695451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 65/288 37/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 2789973 m, 39077 m/sec, 8355455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 70/288 40/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 2987878 m, 39581 m/sec, 9018654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 75/288 43/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 3186488 m, 39722 m/sec, 9683221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 80/288 45/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 3383898 m, 39482 m/sec, 10349006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 85/288 48/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 3571968 m, 37614 m/sec, 11008382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 90/288 50/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 3762511 m, 38108 m/sec, 11672203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 95/288 52/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 3928218 m, 33141 m/sec, 12334220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 100/288 55/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 4113851 m, 37126 m/sec, 12991766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 105/288 57/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 4298972 m, 37024 m/sec, 13655610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 110/288 60/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 4472491 m, 34703 m/sec, 14319308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 115/288 62/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 4645691 m, 34640 m/sec, 14971550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 120/288 65/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 4808959 m, 32653 m/sec, 15632395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 125/288 67/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 4957602 m, 29728 m/sec, 16296350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 130/288 69/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 5143248 m, 37129 m/sec, 16955279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 135/288 71/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 5333471 m, 38044 m/sec, 17599300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 140/288 73/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 5527284 m, 38762 m/sec, 18238662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 145/288 75/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 5727194 m, 39982 m/sec, 18886683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 150/288 77/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 5928708 m, 40302 m/sec, 19515077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 155/288 80/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 6133454 m, 40949 m/sec, 20176363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 160/288 83/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 6345533 m, 42415 m/sec, 20833647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 165/288 86/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 6543136 m, 39520 m/sec, 21491600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 170/288 88/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 6744076 m, 40188 m/sec, 22139076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 175/288 91/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 6908415 m, 32867 m/sec, 22810261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 180/288 93/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 7103777 m, 39072 m/sec, 23459769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 185/288 95/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 7304865 m, 40217 m/sec, 24097884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 700
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 190/288 97/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 7503696 m, 39766 m/sec, 24735701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 702
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 195/288 99/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 7720605 m, 43381 m/sec, 25375161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 704
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 200/288 102/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 7911577 m, 38194 m/sec, 26003539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 205/288 104/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 8107643 m, 39213 m/sec, 26636016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 210/288 106/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 8315235 m, 41518 m/sec, 27274722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 215/288 108/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 8524734 m, 41899 m/sec, 27899281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 220/288 111/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 8742553 m, 43563 m/sec, 28548496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 716
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 225/288 114/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 8943483 m, 40186 m/sec, 29200350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 230/288 116/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 9154538 m, 42211 m/sec, 29852862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 721
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 235/288 118/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 9353973 m, 39887 m/sec, 30501070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 240/288 121/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 9538208 m, 36847 m/sec, 31143556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 726
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 245/288 123/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 9718957 m, 36149 m/sec, 31788214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 250/288 125/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 9909821 m, 38172 m/sec, 32434278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 255/288 128/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 10106457 m, 39327 m/sec, 33087615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 260/288 131/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 10316286 m, 41965 m/sec, 33733840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 736
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 265/288 133/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 10514281 m, 39599 m/sec, 34381013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 270/288 136/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 10707244 m, 38592 m/sec, 35023256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 741
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 275/288 138/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 10877251 m, 34001 m/sec, 35654048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 743
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 280/288 140/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 11066140 m, 37777 m/sec, 36302771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 285/288 143/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 11252501 m, 37272 m/sec, 36943438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 748
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 2020 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/288 5/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05 390216 m, 78043 m/sec, 579077 t fired, .
[[35mlola[0m][.] 23 CTL EXCL 5/2020 4/5 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 243398 m, -2201820 m/sec, 628580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 10/288 10/2000 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05 762285 m, 74413 m/sec, 1132660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-12: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00010M0001C001P001G001"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FamilyReunion-COL-L00010M0001C001P001G001, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267900386"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00010M0001C001P001G001.tgz
mv FamilyReunion-COL-L00010M0001C001P001G001 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;