About the Execution of LoLA for FMS-PT-50000
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16207.747 | 163306.00 | 166296.00 | 967.60 | FF????????F?FT?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267900380.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FMS-PT-50000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267900380
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.1K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 21:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 150K Apr 11 21:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Apr 11 21:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Apr 11 21:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 16K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-50000-LTLFireability-00
FORMULA_NAME FMS-PT-50000-LTLFireability-01
FORMULA_NAME FMS-PT-50000-LTLFireability-02
FORMULA_NAME FMS-PT-50000-LTLFireability-03
FORMULA_NAME FMS-PT-50000-LTLFireability-04
FORMULA_NAME FMS-PT-50000-LTLFireability-05
FORMULA_NAME FMS-PT-50000-LTLFireability-06
FORMULA_NAME FMS-PT-50000-LTLFireability-07
FORMULA_NAME FMS-PT-50000-LTLFireability-08
FORMULA_NAME FMS-PT-50000-LTLFireability-09
FORMULA_NAME FMS-PT-50000-LTLFireability-10
FORMULA_NAME FMS-PT-50000-LTLFireability-11
FORMULA_NAME FMS-PT-50000-LTLFireability-12
FORMULA_NAME FMS-PT-50000-LTLFireability-13
FORMULA_NAME FMS-PT-50000-LTLFireability-14
FORMULA_NAME FMS-PT-50000-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717142379066
FORMULA FMS-PT-50000-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-50000-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-50000-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-50000-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-50000-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-50000-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717142542372
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 0 FMS-PT-50000-LTLFireability-00
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 0 FMS-PT-50000-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 0 FMS-PT-50000-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 89 (type FNDP) for 15 FMS-PT-50000-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for FMS-PT-50000-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for FMS-PT-50000-LTLFireability-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for FMS-PT-50000-LTLFireability-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 77 FMS-PT-50000-LTLFireability-15
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 102 (type FNDP) for 56 FMS-PT-50000-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 103 (type EQUN) for 56 FMS-PT-50000-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type EXCL) for FMS-PT-50000-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 FMS-PT-50000-LTLFireability-13
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for FMS-PT-50000-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 56 FMS-PT-50000-LTLFireability-12
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for FMS-PT-50000-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 102 (type FNDP) for FMS-PT-50000-LTLFireability-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 103 (type EQUN) for FMS-PT-50000-LTLFireability-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 FMS-PT-50000-LTLFireability-10
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 94 (type EQUN) for 38 FMS-PT-50000-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 90 (type EQUN) for 15 FMS-PT-50000-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for FMS-PT-50000-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 FMS-PT-50000-LTLFireability-09
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 102 (type FNDP) for FMS-PT-50000-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 89 (type FNDP) for FMS-PT-50000-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 90 (type EQUN) for FMS-PT-50000-LTLFireability-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 90 (type EQUN) for FMS-PT-50000-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 103 (type EQUN) for FMS-PT-50000-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for FMS-PT-50000-LTLFireability-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 94 (type EQUN) for FMS-PT-50000-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/300 20/2000 FMS-PT-50000-LTLFireability-09 2904818 m, 580963 m/sec, 5336967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/300 38/2000 FMS-PT-50000-LTLFireability-09 5631883 m, 545413 m/sec, 10354561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/300 57/2000 FMS-PT-50000-LTLFireability-09 8443298 m, 562283 m/sec, 15486422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/300 76/2000 FMS-PT-50000-LTLFireability-09 11339237 m, 579187 m/sec, 20822804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 25/300 96/2000 FMS-PT-50000-LTLFireability-09 14260852 m, 584323 m/sec, 26126766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 30/300 114/2000 FMS-PT-50000-LTLFireability-09 16940194 m, 535868 m/sec, 31040025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 35/300 133/2000 FMS-PT-50000-LTLFireability-09 19728414 m, 557644 m/sec, 36195537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 40/300 151/2000 FMS-PT-50000-LTLFireability-09 22416784 m, 537674 m/sec, 41116392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 45/300 170/2000 FMS-PT-50000-LTLFireability-09 25230726 m, 562788 m/sec, 46260942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 50/300 188/2000 FMS-PT-50000-LTLFireability-09 27826171 m, 519089 m/sec, 51039726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 55/300 207/2000 FMS-PT-50000-LTLFireability-09 30684322 m, 571630 m/sec, 56268025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 60/300 227/2000 FMS-PT-50000-LTLFireability-09 33508884 m, 564912 m/sec, 61446365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 65/300 247/2000 FMS-PT-50000-LTLFireability-09 36393347 m, 576892 m/sec, 66735962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 70/300 266/2000 FMS-PT-50000-LTLFireability-09 39196001 m, 560530 m/sec, 71864016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 75/300 285/2000 FMS-PT-50000-LTLFireability-09 41927740 m, 546347 m/sec, 76893296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 80/300 303/2000 FMS-PT-50000-LTLFireability-09 44645494 m, 543550 m/sec, 81887615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 85/300 322/2000 FMS-PT-50000-LTLFireability-09 47335524 m, 538006 m/sec, 86812621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 90/300 340/2000 FMS-PT-50000-LTLFireability-09 50065690 m, 546033 m/sec, 91815187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 95/300 359/2000 FMS-PT-50000-LTLFireability-09 52749635 m, 536789 m/sec, 96747764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 100/300 378/2000 FMS-PT-50000-LTLFireability-09 55463605 m, 542794 m/sec, 101713049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 105/300 397/2000 FMS-PT-50000-LTLFireability-09 58240915 m, 555462 m/sec, 106780660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 110/300 416/2000 FMS-PT-50000-LTLFireability-09 61073261 m, 566469 m/sec, 111956617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 115/300 436/2000 FMS-PT-50000-LTLFireability-09 63917006 m, 568749 m/sec, 117182729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 120/300 455/2000 FMS-PT-50000-LTLFireability-09 66751804 m, 566959 m/sec, 122352833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 125/300 474/2000 FMS-PT-50000-LTLFireability-09 69540791 m, 557797 m/sec, 127525233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 130/300 493/2000 FMS-PT-50000-LTLFireability-09 72305848 m, 553011 m/sec, 132560244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 135/300 513/2000 FMS-PT-50000-LTLFireability-09 75175514 m, 573933 m/sec, 137811898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 140/300 532/2000 FMS-PT-50000-LTLFireability-09 77942220 m, 553341 m/sec, 142928596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 145/300 551/2000 FMS-PT-50000-LTLFireability-09 80750216 m, 561599 m/sec, 148048812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 150/300 570/2000 FMS-PT-50000-LTLFireability-09 83540319 m, 558020 m/sec, 153139484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 155/300 589/2000 FMS-PT-50000-LTLFireability-09 86315032 m, 554942 m/sec, 158260416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-50000-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-50000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-50000-LTLFireability-14: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 160/300 609/2000 FMS-PT-50000-LTLFireability-09 89181358 m, 573265 m/sec, 163510927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-50000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FMS-PT-50000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267900380"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-50000.tgz
mv FMS-PT-50000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;