About the Execution of LoLA for FMS-PT-00200
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16187.384 | 262357.00 | 264415.00 | 1044.00 | ???????F?F?FF??T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267800324.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FMS-PT-00200, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267800324
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 448K
-rw-r--r-- 1 mcc users 8.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 100K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.3K Apr 11 22:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 56K Apr 11 22:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Apr 11 22:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Apr 11 22:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 22 14:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 17K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-00200-LTLFireability-00
FORMULA_NAME FMS-PT-00200-LTLFireability-01
FORMULA_NAME FMS-PT-00200-LTLFireability-02
FORMULA_NAME FMS-PT-00200-LTLFireability-03
FORMULA_NAME FMS-PT-00200-LTLFireability-04
FORMULA_NAME FMS-PT-00200-LTLFireability-05
FORMULA_NAME FMS-PT-00200-LTLFireability-06
FORMULA_NAME FMS-PT-00200-LTLFireability-07
FORMULA_NAME FMS-PT-00200-LTLFireability-08
FORMULA_NAME FMS-PT-00200-LTLFireability-09
FORMULA_NAME FMS-PT-00200-LTLFireability-10
FORMULA_NAME FMS-PT-00200-LTLFireability-11
FORMULA_NAME FMS-PT-00200-LTLFireability-12
FORMULA_NAME FMS-PT-00200-LTLFireability-13
FORMULA_NAME FMS-PT-00200-LTLFireability-14
FORMULA_NAME FMS-PT-00200-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717137370052
FORMULA FMS-PT-00200-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717137632409
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 25 FMS-PT-00200-LTLFireability-07
[[35mlola[0m][I] time limit : 144 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 25 FMS-PT-00200-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 25 FMS-PT-00200-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for FMS-PT-00200-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for FMS-PT-00200-LTLFireability-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for FMS-PT-00200-LTLFireability-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for FMS-PT-00200-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 FMS-PT-00200-LTLFireability-11
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for FMS-PT-00200-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 201
[[35mlola[0m][I] fired transitions : 201
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 FMS-PT-00200-LTLFireability-15
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for FMS-PT-00200-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 FMS-PT-00200-LTLFireability-12
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for FMS-PT-00200-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 31 FMS-PT-00200-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 FMS-PT-00200-LTLFireability-14
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for FMS-PT-00200-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 9 FMS-PT-00200-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 3 FMS-PT-00200-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for FMS-PT-00200-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for FMS-PT-00200-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for FMS-PT-00200-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 5/300 18/2000 FMS-PT-00200-LTLFireability-14 2651847 m, 530369 m/sec, 5365364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 10/300 32/2000 FMS-PT-00200-LTLFireability-14 4861240 m, 441878 m/sec, 10405998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 15/300 47/2000 FMS-PT-00200-LTLFireability-14 7178209 m, 463393 m/sec, 15718322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 20/300 61/2000 FMS-PT-00200-LTLFireability-14 9279570 m, 420272 m/sec, 20663223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 25/300 75/2000 FMS-PT-00200-LTLFireability-14 11411591 m, 426404 m/sec, 25693588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 30/300 88/2000 FMS-PT-00200-LTLFireability-14 13403608 m, 398403 m/sec, 30442984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 35/300 101/2000 FMS-PT-00200-LTLFireability-14 15522641 m, 423806 m/sec, 35460361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 40/300 114/2000 FMS-PT-00200-LTLFireability-14 17414240 m, 378319 m/sec, 40013206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 45/300 126/2000 FMS-PT-00200-LTLFireability-14 19372824 m, 391716 m/sec, 44742314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 50/300 138/2000 FMS-PT-00200-LTLFireability-14 21192097 m, 363854 m/sec, 49147763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 55/300 151/2000 FMS-PT-00200-LTLFireability-14 23148560 m, 391292 m/sec, 53823826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 60/300 163/2000 FMS-PT-00200-LTLFireability-14 24964836 m, 363255 m/sec, 58280203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 65/300 174/2000 FMS-PT-00200-LTLFireability-14 26776218 m, 362276 m/sec, 62704404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 70/300 186/2000 FMS-PT-00200-LTLFireability-14 28548063 m, 354369 m/sec, 67027893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 75/300 197/2000 FMS-PT-00200-LTLFireability-14 30263061 m, 342999 m/sec, 71303602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 80/300 208/2000 FMS-PT-00200-LTLFireability-14 31946911 m, 336770 m/sec, 75466343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 85/300 219/2000 FMS-PT-00200-LTLFireability-14 33662958 m, 343209 m/sec, 79691373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 90/300 230/2000 FMS-PT-00200-LTLFireability-14 35425973 m, 352603 m/sec, 83996778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 95/300 242/2000 FMS-PT-00200-LTLFireability-14 37145052 m, 343815 m/sec, 88203664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 100/300 253/2000 FMS-PT-00200-LTLFireability-14 38880045 m, 346998 m/sec, 92425371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 105/300 264/2000 FMS-PT-00200-LTLFireability-14 40550837 m, 334158 m/sec, 96557609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 110/300 275/2000 FMS-PT-00200-LTLFireability-14 42281421 m, 346116 m/sec, 100776642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 115/300 286/2000 FMS-PT-00200-LTLFireability-14 43952542 m, 334224 m/sec, 104904498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 120/300 296/2000 FMS-PT-00200-LTLFireability-14 45568396 m, 323170 m/sec, 108970972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 125/300 307/2000 FMS-PT-00200-LTLFireability-14 47214373 m, 329195 m/sec, 113085511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 130/300 318/2000 FMS-PT-00200-LTLFireability-14 48909320 m, 338989 m/sec, 117249518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 135/300 329/2000 FMS-PT-00200-LTLFireability-14 50613984 m, 340932 m/sec, 121454140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 140/300 340/2000 FMS-PT-00200-LTLFireability-14 52254359 m, 328075 m/sec, 125515834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 145/300 350/2000 FMS-PT-00200-LTLFireability-14 53788991 m, 306926 m/sec, 129349704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 150/300 360/2000 FMS-PT-00200-LTLFireability-14 55393775 m, 320956 m/sec, 133356753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 155/300 370/2000 FMS-PT-00200-LTLFireability-14 56928911 m, 307027 m/sec, 137185245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 160/300 380/2000 FMS-PT-00200-LTLFireability-14 58480484 m, 310314 m/sec, 141116787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 165/300 390/2000 FMS-PT-00200-LTLFireability-14 60012126 m, 306328 m/sec, 144961814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 170/300 400/2000 FMS-PT-00200-LTLFireability-14 61586524 m, 314879 m/sec, 148920009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 175/300 410/2000 FMS-PT-00200-LTLFireability-14 63141770 m, 311049 m/sec, 152787271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 180/300 421/2000 FMS-PT-00200-LTLFireability-14 64719275 m, 315501 m/sec, 156739841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 185/300 430/2000 FMS-PT-00200-LTLFireability-14 66230842 m, 302313 m/sec, 160548170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 190/300 441/2000 FMS-PT-00200-LTLFireability-14 67826153 m, 319062 m/sec, 164525206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 195/300 450/2000 FMS-PT-00200-LTLFireability-14 69310348 m, 296839 m/sec, 168266482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 200/300 461/2000 FMS-PT-00200-LTLFireability-14 70878328 m, 313596 m/sec, 172205385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 205/300 470/2000 FMS-PT-00200-LTLFireability-14 72376266 m, 299587 m/sec, 175965912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 210/300 481/2000 FMS-PT-00200-LTLFireability-14 73993229 m, 323392 m/sec, 179983283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 215/300 490/2000 FMS-PT-00200-LTLFireability-14 75478394 m, 297033 m/sec, 183704256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 220/300 500/2000 FMS-PT-00200-LTLFireability-14 76966686 m, 297658 m/sec, 187525013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 225/300 510/2000 FMS-PT-00200-LTLFireability-14 78460663 m, 298795 m/sec, 191322502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 230/300 520/2000 FMS-PT-00200-LTLFireability-14 79975254 m, 302918 m/sec, 195134541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 235/300 529/2000 FMS-PT-00200-LTLFireability-14 81382839 m, 281517 m/sec, 198743827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 240/300 538/2000 FMS-PT-00200-LTLFireability-14 82857317 m, 294895 m/sec, 202497064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 245/300 548/2000 FMS-PT-00200-LTLFireability-14 84379725 m, 304481 m/sec, 206239605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 250/300 558/2000 FMS-PT-00200-LTLFireability-14 85832411 m, 290537 m/sec, 209949029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 255/300 567/2000 FMS-PT-00200-LTLFireability-14 87336788 m, 300875 m/sec, 213691686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-07: AG false state space[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00200-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00200-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00200-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 260/300 577/2000 FMS-PT-00200-LTLFireability-14 88816297 m, 295901 m/sec, 217450533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-00200"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FMS-PT-00200, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267800324"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-00200.tgz
mv FMS-PT-00200 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;