MCC'2024- Execution of r159-smll-171636267700292

About the Execution of LoLA for FMS-PT-00010

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
3143.995	129645.00	130144.00	445.50	FFFFFFTFFTFFFFFF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267700292.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FMS-PT-00010, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267700292
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 436K
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.8K Apr 11 22:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 65K Apr 11 22:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 11 22:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 107K Apr 11 22:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 22 14:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 17K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-00010-LTLFireability-00
FORMULA_NAME FMS-PT-00010-LTLFireability-01
FORMULA_NAME FMS-PT-00010-LTLFireability-02
FORMULA_NAME FMS-PT-00010-LTLFireability-03
FORMULA_NAME FMS-PT-00010-LTLFireability-04
FORMULA_NAME FMS-PT-00010-LTLFireability-05
FORMULA_NAME FMS-PT-00010-LTLFireability-06
FORMULA_NAME FMS-PT-00010-LTLFireability-07
FORMULA_NAME FMS-PT-00010-LTLFireability-08
FORMULA_NAME FMS-PT-00010-LTLFireability-09
FORMULA_NAME FMS-PT-00010-LTLFireability-10
FORMULA_NAME FMS-PT-00010-LTLFireability-11
FORMULA_NAME FMS-PT-00010-LTLFireability-12
FORMULA_NAME FMS-PT-00010-LTLFireability-13
FORMULA_NAME FMS-PT-00010-LTLFireability-14
FORMULA_NAME FMS-PT-00010-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717133603919

FORMULA FMS-PT-00010-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00010-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mFMS-PT-00010-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mFMS-PT-00010-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 129 secs. Pages in use: 133

BK_STOP 1717133733564

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 9 (type CNST) for 6 FMS-PT-00010-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 9 (type CNST) for FMS-PT-00010-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FMS-PT-00010-LTLFireability-00
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-31 05:33:24] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for FMS-PT-00010-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 40
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 FMS-PT-00010-LTLFireability-03
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for FMS-PT-00010-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 FMS-PT-00010-LTLFireability-09
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for FMS-PT-00010-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FMS-PT-00010-LTLFireability-01
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for FMS-PT-00010-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 42
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 FMS-PT-00010-LTLFireability-05
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for FMS-PT-00010-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 28 FMS-PT-00010-LTLFireability-08
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 28 FMS-PT-00010-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 28 FMS-PT-00010-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 55 FMS-PT-00010-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type EXCL) for FMS-PT-00010-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 77 (type FNDP) for FMS-PT-00010-LTLFireability-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for FMS-PT-00010-LTLFireability-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 66 FMS-PT-00010-LTLFireability-14
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 55 FMS-PT-00010-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for FMS-PT-00010-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 55 FMS-PT-00010-LTLFireability-13
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for FMS-PT-00010-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for FMS-PT-00010-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 73 (type FNDP) for FMS-PT-00010-LTLFireability-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for FMS-PT-00010-LTLFireability-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 FMS-PT-00010-LTLFireability-12
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for FMS-PT-00010-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1303
[[35mlola[0m][I] fired transitions : 1823
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 45 FMS-PT-00010-LTLFireability-11
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for FMS-PT-00010-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for FMS-PT-00010-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 FMS-PT-00010-LTLFireability-10
[[35mlola[0m][I] time limit : 720 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for FMS-PT-00010-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 226
[[35mlola[0m][I] fired transitions : 387
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FMS-PT-00010-LTLFireability-07
[[35mlola[0m][I] time limit : 900 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for FMS-PT-00010-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 FMS-PT-00010-LTLFireability-06
[[35mlola[0m][I] time limit : 1200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for FMS-PT-00010-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for FMS-PT-00010-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/1200 7/2000 FMS-PT-00010-LTLFireability-06 1007332 m, 201466 m/sec, 6201931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/1200 13/2000 FMS-PT-00010-LTLFireability-06 2010014 m, 200536 m/sec, 12138203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 15/1200 18/2000 FMS-PT-00010-LTLFireability-06 2780785 m, 154154 m/sec, 18128058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 20/1200 23/2000 FMS-PT-00010-LTLFireability-06 3542867 m, 152416 m/sec, 23874971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 25/1200 28/2000 FMS-PT-00010-LTLFireability-06 4352684 m, 161963 m/sec, 29760061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 30/1200 34/2000 FMS-PT-00010-LTLFireability-06 5238080 m, 177079 m/sec, 36073264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 35/1200 39/2000 FMS-PT-00010-LTLFireability-06 6036907 m, 159765 m/sec, 42197406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 40/1200 46/2000 FMS-PT-00010-LTLFireability-06 7142959 m, 221210 m/sec, 48461991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 45/1200 51/2000 FMS-PT-00010-LTLFireability-06 7839117 m, 139231 m/sec, 54277664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 50/1200 54/2000 FMS-PT-00010-LTLFireability-06 8447106 m, 121597 m/sec, 59803601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 55/1200 60/2000 FMS-PT-00010-LTLFireability-06 9265197 m, 163618 m/sec, 65736896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 60/1200 65/2000 FMS-PT-00010-LTLFireability-06 10058705 m, 158701 m/sec, 71237215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 65/1200 69/2000 FMS-PT-00010-LTLFireability-06 10758539 m, 139966 m/sec, 77124275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 70/1200 74/2000 FMS-PT-00010-LTLFireability-06 11511875 m, 150667 m/sec, 82831157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 75/1200 79/2000 FMS-PT-00010-LTLFireability-06 12356529 m, 168930 m/sec, 88775177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 80/1200 85/2000 FMS-PT-00010-LTLFireability-06 13191182 m, 166930 m/sec, 94935844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 85/1200 90/2000 FMS-PT-00010-LTLFireability-06 14072996 m, 176362 m/sec, 100815814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 90/1200 95/2000 FMS-PT-00010-LTLFireability-06 14827264 m, 150853 m/sec, 107052675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 95/1200 100/2000 FMS-PT-00010-LTLFireability-06 15612298 m, 157006 m/sec, 112928391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 100/1200 106/2000 FMS-PT-00010-LTLFireability-06 16464532 m, 170446 m/sec, 118707660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 105/1200 113/2000 FMS-PT-00010-LTLFireability-06 17531327 m, 213359 m/sec, 124785395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 110/1200 116/2000 FMS-PT-00010-LTLFireability-06 18100095 m, 113753 m/sec, 130531196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 115/1200 121/2000 FMS-PT-00010-LTLFireability-06 18853951 m, 150771 m/sec, 136619790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 120/1200 126/2000 FMS-PT-00010-LTLFireability-06 19589050 m, 147019 m/sec, 142356474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFMS-PT-00010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFMS-PT-00010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FMS-PT-00010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 125/1200 130/2000 FMS-PT-00010-LTLFireability-06 20318189 m, 145827 m/sec, 148262841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for FMS-PT-00010-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 20795545
[[35mlola[0m][I] fired transitions : 153471475
[[35mlola[0m][I] time used : 129
[[35mlola[0m][I] memory pages used : 133
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 FMS-PT-00010-LTLFireability-04
[[35mlola[0m][I] time limit : 1735 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for FMS-PT-00010-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 995
[[35mlola[0m][I] fired transitions : 1655
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 FMS-PT-00010-LTLFireability-15
[[35mlola[0m][I] time limit : 3471 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for FMS-PT-00010-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-00010"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FMS-PT-00010, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267700292"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-00010.tgz
mv FMS-PT-00010 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;