About the Execution of LoLA for EisenbergMcGuire-PT-10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.380 | 2002373.00 | 3150782.00 | 7431.20 | F????F?TT???T??F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267500203.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is EisenbergMcGuire-PT-10, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267500203
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.5M
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 22 14:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.1M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-00
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-01
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-02
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-03
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-04
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-05
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-06
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-07
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-08
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-09
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-10
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-11
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-12
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-13
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-14
FORMULA_NAME EisenbergMcGuire-PT-10-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717104133024
FORMULA EisenbergMcGuire-PT-10-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-10-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-10-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-10-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-10-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA EisenbergMcGuire-PT-10-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717106135397
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 24 (type CNST) for 23 EisenbergMcGuire-PT-10-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 45 (type CNST) for 44 EisenbergMcGuire-PT-10-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 45 (type CNST) for EisenbergMcGuire-PT-10-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 24 (type CNST) for EisenbergMcGuire-PT-10-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 30 (type CNST) for 29 EisenbergMcGuire-PT-10-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 30 (type CNST) for EisenbergMcGuire-PT-10-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 32 EisenbergMcGuire-PT-10-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 53 EisenbergMcGuire-PT-10-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for EisenbergMcGuire-PT-10-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for EisenbergMcGuire-PT-10-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 0 0 0 0 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 3 (type CNST) for 0 EisenbergMcGuire-PT-10-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 3 (type CNST) for EisenbergMcGuire-PT-10-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 EisenbergMcGuire-PT-10-LTLCardinality-02
[[35mlola[0m][I] time limit : 311 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 41 EisenbergMcGuire-PT-10-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for EisenbergMcGuire-PT-10-LTLCardinality-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 3/311 1/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 10256 m, 2051 m/sec, 20202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 8/311 1/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 31702 m, 4289 m/sec, 64340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 13/311 1/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 53493 m, 4358 m/sec, 110242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 18/311 1/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 78471 m, 4995 m/sec, 165675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 23/311 1/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 99730 m, 4251 m/sec, 211638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 28/311 2/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 121653 m, 4384 m/sec, 259240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 33/311 2/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 144870 m, 4643 m/sec, 309243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 38/311 2/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 166828 m, 4391 m/sec, 357163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 43/311 2/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 190329 m, 4700 m/sec, 413250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 48/311 2/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 212107 m, 4355 m/sec, 461402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 53/311 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 238121 m, 5202 m/sec, 514785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 58/311 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 263576 m, 5091 m/sec, 575469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 63/311 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 286417 m, 4568 m/sec, 628028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 68/311 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 308014 m, 4319 m/sec, 677587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 73/311 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 331122 m, 4621 m/sec, 729679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 78/311 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 353580 m, 4491 m/sec, 778220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 83/311 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 377725 m, 4829 m/sec, 834985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 88/311 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 400428 m, 4540 m/sec, 885295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 93/311 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 423131 m, 4540 m/sec, 936171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 98/311 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 448054 m, 4984 m/sec, 990639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 103/311 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 470428 m, 4474 m/sec, 1037932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 108/311 5/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 492895 m, 4493 m/sec, 1087842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 113/311 5/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 516370 m, 4695 m/sec, 1144272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 118/311 5/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 537444 m, 4214 m/sec, 1190661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 123/311 5/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 559922 m, 4495 m/sec, 1240363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 128/311 5/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 582312 m, 4478 m/sec, 1292350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 133/311 6/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 604639 m, 4465 m/sec, 1341117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 138/311 6/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 627448 m, 4561 m/sec, 1391273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 143/311 6/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 651752 m, 4860 m/sec, 1443009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 148/311 6/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 674658 m, 4581 m/sec, 1492737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 153/311 6/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 699756 m, 5019 m/sec, 1548261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 158/311 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 721235 m, 4295 m/sec, 1596433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 163/311 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 744927 m, 4738 m/sec, 1648164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 168/311 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 768475 m, 4709 m/sec, 1702961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 173/311 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 793342 m, 4973 m/sec, 1759335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 178/311 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 814400 m, 4211 m/sec, 1820214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 183/311 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 837391 m, 4598 m/sec, 1877263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 188/311 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 859182 m, 4358 m/sec, 1926920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 193/311 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 882541 m, 4671 m/sec, 1980671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 198/311 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 906050 m, 4701 m/sec, 2033423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 203/311 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 931635 m, 5117 m/sec, 2089241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 208/311 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 951654 m, 4003 m/sec, 2143434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 213/311 9/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 975289 m, 4727 m/sec, 2197423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 218/311 9/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 996622 m, 4266 m/sec, 2253969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 223/311 9/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1019535 m, 4582 m/sec, 2307094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 228/311 9/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1044819 m, 5056 m/sec, 2360602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 233/311 9/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1066907 m, 4417 m/sec, 2409779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 238/311 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1090573 m, 4733 m/sec, 2464515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 243/311 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1113037 m, 4492 m/sec, 2518121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 248/311 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1135463 m, 4485 m/sec, 2568719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 253/311 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1157836 m, 4474 m/sec, 2619973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 258/311 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1181630 m, 4758 m/sec, 2679204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 263/311 11/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1204159 m, 4505 m/sec, 2730055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 268/311 11/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1226277 m, 4423 m/sec, 2780335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 273/311 11/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1248506 m, 4445 m/sec, 2832594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 278/311 11/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1273102 m, 4919 m/sec, 2886612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 283/311 11/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1295723 m, 4524 m/sec, 2939698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 288/311 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1318174 m, 4490 m/sec, 2991307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 293/311 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1340543 m, 4473 m/sec, 3043050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 298/311 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1363133 m, 4518 m/sec, 3093667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 303/311 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1385960 m, 4565 m/sec, 3146670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 308/311 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-02 1412084 m, 5224 m/sec, 3208835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 11 (type EXCL) for EisenbergMcGuire-PT-10-LTLCardinality-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 EisenbergMcGuire-PT-10-LTLCardinality-10
[[35mlola[0m][I] time limit : 311 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 EisenbergMcGuire-PT-10-LTLCardinality-02
[[35mlola[0m][I] time limit : 3118 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for EisenbergMcGuire-PT-10-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3012
[[35mlola[0m][I] fired transitions : 10010
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 5/311 1/5 EisenbergMcGuire-PT-10-LTLCardinality-02 22378 m, -277941 m/sec, 44827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 10/311 1/5 EisenbergMcGuire-PT-10-LTLCardinality-02 44794 m, 4483 m/sec, 91847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 15/311 1/5 EisenbergMcGuire-PT-10-LTLCardinality-02 69215 m, 4884 m/sec, 145858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 20/311 1/5 EisenbergMcGuire-PT-10-LTLCardinality-02 90469 m, 4250 m/sec, 191764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 25/311 1/5 EisenbergMcGuire-PT-10-LTLCardinality-02 110776 m, 4061 m/sec, 235485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 30/311 2/5 EisenbergMcGuire-PT-10-LTLCardinality-02 131482 m, 4141 m/sec, 280247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 35/311 2/5 EisenbergMcGuire-PT-10-LTLCardinality-02 153345 m, 4372 m/sec, 327893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 40/311 2/5 EisenbergMcGuire-PT-10-LTLCardinality-02 175377 m, 4406 m/sec, 375365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 45/311 2/5 EisenbergMcGuire-PT-10-LTLCardinality-02 198237 m, 4572 m/sec, 431242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 50/311 2/5 EisenbergMcGuire-PT-10-LTLCardinality-02 219696 m, 4291 m/sec, 477815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 55/311 3/5 EisenbergMcGuire-PT-10-LTLCardinality-02 247739 m, 5608 m/sec, 539685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 60/311 3/5 EisenbergMcGuire-PT-10-LTLCardinality-02 268748 m, 4201 m/sec, 586521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 65/311 3/5 EisenbergMcGuire-PT-10-LTLCardinality-02 289926 m, 4235 m/sec, 635928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 70/311 3/5 EisenbergMcGuire-PT-10-LTLCardinality-02 311439 m, 4302 m/sec, 685186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 75/311 3/5 EisenbergMcGuire-PT-10-LTLCardinality-02 333583 m, 4428 m/sec, 734717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 80/311 4/5 EisenbergMcGuire-PT-10-LTLCardinality-02 355051 m, 4293 m/sec, 781510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 85/311 4/5 EisenbergMcGuire-PT-10-LTLCardinality-02 377789 m, 4547 m/sec, 835103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 90/311 4/5 EisenbergMcGuire-PT-10-LTLCardinality-02 399015 m, 4245 m/sec, 882288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 95/311 4/5 EisenbergMcGuire-PT-10-LTLCardinality-02 421015 m, 4400 m/sec, 931545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 100/311 4/5 EisenbergMcGuire-PT-10-LTLCardinality-02 445246 m, 4846 m/sec, 984028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 105/311 4/5 EisenbergMcGuire-PT-10-LTLCardinality-02 467265 m, 4403 m/sec, 1030977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 110/311 5/5 EisenbergMcGuire-PT-10-LTLCardinality-02 489147 m, 4376 m/sec, 1079793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 115/311 5/5 EisenbergMcGuire-PT-10-LTLCardinality-02 510933 m, 4357 m/sec, 1131910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 120/311 5/5 EisenbergMcGuire-PT-10-LTLCardinality-02 532829 m, 4379 m/sec, 1180687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 125/311 5/5 EisenbergMcGuire-PT-10-LTLCardinality-02 554535 m, 4341 m/sec, 1229433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 130/311 5/5 EisenbergMcGuire-PT-10-LTLCardinality-02 576635 m, 4420 m/sec, 1279425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 11 (type EXCL) for EisenbergMcGuire-PT-10-LTLCardinality-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 EisenbergMcGuire-PT-10-LTLCardinality-04
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for EisenbergMcGuire-PT-10-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 13 EisenbergMcGuire-PT-10-LTLCardinality-03
[[35mlola[0m][I] time limit : 372 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for EisenbergMcGuire-PT-10-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 EisenbergMcGuire-PT-10-LTLCardinality-01
[[35mlola[0m][I] time limit : 497 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 5/497 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 280565 m, 56113 m/sec, 728520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 10/497 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 588883 m, 61663 m/sec, 1507645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 15/497 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 890959 m, 60415 m/sec, 2284754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 20/497 13/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 1189629 m, 59734 m/sec, 3041918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 25/497 17/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 1494331 m, 60940 m/sec, 3785003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 30/497 20/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 1791010 m, 59335 m/sec, 4530875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 35/497 23/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 2080217 m, 57841 m/sec, 5273347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 40/497 26/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 2356152 m, 55187 m/sec, 5974481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 45/497 29/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 2648577 m, 58485 m/sec, 6703275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 50/497 32/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 2930909 m, 56466 m/sec, 7432842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 55/497 35/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 3219948 m, 57807 m/sec, 8157146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 60/497 38/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 3502855 m, 56581 m/sec, 8872468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 65/497 41/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 3780993 m, 55627 m/sec, 9598496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 70/497 44/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 4057683 m, 55338 m/sec, 10316963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 75/497 47/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 4315016 m, 51466 m/sec, 10963380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 80/497 49/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 4592494 m, 55495 m/sec, 11670176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 85/497 52/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 4865763 m, 54653 m/sec, 12373010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 90/497 55/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 5127867 m, 52420 m/sec, 13051372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 95/497 58/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 5402218 m, 54870 m/sec, 13751487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 100/497 61/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 5659554 m, 51467 m/sec, 14422245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 105/497 63/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 5921884 m, 52466 m/sec, 15097258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 110/497 66/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 6167688 m, 49160 m/sec, 15732549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 115/497 69/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 6426652 m, 51792 m/sec, 16395850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 120/497 71/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 6695225 m, 53714 m/sec, 17092265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 125/497 74/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 6956138 m, 52182 m/sec, 17808641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 130/497 77/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 7216424 m, 52057 m/sec, 18498823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 135/497 80/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 7479007 m, 52516 m/sec, 19176970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 140/497 82/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 7731178 m, 50434 m/sec, 19833503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 145/497 85/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 7994465 m, 52657 m/sec, 20510433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 150/497 88/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 8259215 m, 52950 m/sec, 21217491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 155/497 90/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 8520167 m, 52190 m/sec, 21898998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 160/497 93/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 8790471 m, 54060 m/sec, 22590196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 165/497 96/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 9052654 m, 52436 m/sec, 23273632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 170/497 98/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 9244196 m, 38308 m/sec, 24039028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 175/497 99/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 9393263 m, 29813 m/sec, 24847742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 180/497 100/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 9485529 m, 18453 m/sec, 25740595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 185/497 101/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 9586734 m, 20241 m/sec, 26674324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 190/497 103/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 9744997 m, 31652 m/sec, 27484028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 195/497 106/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 10009854 m, 52971 m/sec, 28163658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 200/497 108/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 10239586 m, 45946 m/sec, 28899479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 205/497 109/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 10401373 m, 32357 m/sec, 29619279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 210/497 112/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 10656077 m, 50940 m/sec, 30274609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 215/497 115/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 10914888 m, 51762 m/sec, 30957007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 220/497 117/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 11171642 m, 51350 m/sec, 31642133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 225/497 120/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 11427070 m, 51085 m/sec, 32327667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 230/497 123/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 11682397 m, 51065 m/sec, 33007646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 235/497 125/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 11934481 m, 50416 m/sec, 33684538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 240/497 128/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 12189135 m, 50930 m/sec, 34365532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 245/497 131/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 12442390 m, 50651 m/sec, 35038021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 250/497 133/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 12686776 m, 48877 m/sec, 35721212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 255/497 136/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 12944067 m, 51458 m/sec, 36398461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 260/497 138/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 13192286 m, 49643 m/sec, 37078685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 265/497 141/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 13411172 m, 43777 m/sec, 37808391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 270/497 143/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 13668738 m, 51513 m/sec, 38471166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 275/497 146/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 13901944 m, 46641 m/sec, 39171408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 280/497 147/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 14020307 m, 23672 m/sec, 39966743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 285/497 149/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 14223550 m, 40648 m/sec, 40653890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 290/497 151/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 14472263 m, 49742 m/sec, 41312509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 295/497 154/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 14717755 m, 49098 m/sec, 42010909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 300/497 157/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 14975486 m, 51546 m/sec, 42686666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 305/497 158/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 15104997 m, 25902 m/sec, 43491783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 310/497 160/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 15282881 m, 35576 m/sec, 44205624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 315/497 161/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 15374027 m, 18229 m/sec, 45076148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 320/497 161/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 15454022 m, 15999 m/sec, 45965693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 325/497 163/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 15620847 m, 33365 m/sec, 46670824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 330/497 166/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 15867906 m, 49411 m/sec, 47355951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 335/497 168/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 16120366 m, 50492 m/sec, 48019488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 340/497 171/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 16370293 m, 49985 m/sec, 48690139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 345/497 173/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 16619366 m, 49814 m/sec, 49346040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 350/497 176/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 16870420 m, 50210 m/sec, 50028826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 355/497 178/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 17087575 m, 43431 m/sec, 50740240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 360/497 180/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 17283992 m, 39283 m/sec, 51493387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 365/497 182/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 17439141 m, 31029 m/sec, 52262358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 370/497 184/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 17686683 m, 49508 m/sec, 52913422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 375/497 187/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 17932859 m, 49235 m/sec, 53567761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 380/497 189/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 18159506 m, 45329 m/sec, 54296103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 385/497 191/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 18361848 m, 40468 m/sec, 55013408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 390/497 193/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 18497471 m, 27124 m/sec, 55794541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 395/497 195/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 18705191 m, 41544 m/sec, 56486583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 400/497 197/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 18917783 m, 42518 m/sec, 57119918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 405/497 199/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 19108115 m, 38066 m/sec, 57816846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 410/497 201/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 19314162 m, 41209 m/sec, 58542387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 415/497 203/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 19563393 m, 49846 m/sec, 59194730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 420/497 206/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 19798856 m, 47092 m/sec, 59862347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 425/497 208/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 20033805 m, 46989 m/sec, 60531265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 430/497 210/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 20254344 m, 44107 m/sec, 61217238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 435/497 213/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 20468047 m, 42740 m/sec, 61928183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 440/497 215/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 20654506 m, 37291 m/sec, 62691019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 445/497 217/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 20893710 m, 47840 m/sec, 63353059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 450/497 219/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 21130038 m, 47265 m/sec, 64034632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 455/497 221/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 21315939 m, 37180 m/sec, 64755961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 460/497 224/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 21543800 m, 45572 m/sec, 65447195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 465/497 226/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 21793046 m, 49849 m/sec, 66098747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 470/497 227/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 21892383 m, 19867 m/sec, 66856245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 475/497 228/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 21978904 m, 17304 m/sec, 67683396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 480/497 230/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 22174968 m, 39212 m/sec, 68403102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 485/497 232/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 22420161 m, 49038 m/sec, 69051285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 490/497 235/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 22621540 m, 40275 m/sec, 69714593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 495/497 236/2000 EisenbergMcGuire-PT-10-LTLCardinality-01 22790451 m, 33782 m/sec, 70383477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 8 (type EXCL) for EisenbergMcGuire-PT-10-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-11: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 41 EisenbergMcGuire-PT-10-LTLCardinality-11
[[35mlola[0m][I] time limit : 496 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 EisenbergMcGuire-PT-10-LTLCardinality-01
[[35mlola[0m][I] time limit : 2483 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for EisenbergMcGuire-PT-10-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 5/496 4/5 EisenbergMcGuire-PT-10-LTLCardinality-01 283332 m, -4501423 m/sec, 735932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 8 (type EXCL) for EisenbergMcGuire-PT-10-LTLCardinality-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 EisenbergMcGuire-PT-10-LTLCardinality-09
[[35mlola[0m][I] time limit : 618 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 5/618 1/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 20175 m, 4035 m/sec, 40140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 10/618 1/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 41173 m, 4199 m/sec, 84335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 15/618 1/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 62838 m, 4333 m/sec, 130447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 20/618 1/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 87097 m, 4851 m/sec, 185057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 25/618 1/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 108760 m, 4332 m/sec, 231707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 30/618 2/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 130932 m, 4434 m/sec, 279500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 35/618 2/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 154764 m, 4766 m/sec, 329136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 40/618 2/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 176368 m, 4320 m/sec, 375337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 45/618 2/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 197922 m, 4310 m/sec, 422904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 50/618 2/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 219939 m, 4403 m/sec, 471531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 55/618 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 241843 m, 4380 m/sec, 518920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 60/618 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 263921 m, 4415 m/sec, 568445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 65/618 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 285837 m, 4383 m/sec, 617255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 70/618 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 307875 m, 4407 m/sec, 666294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 75/618 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 330871 m, 4599 m/sec, 719023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 80/618 3/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 352546 m, 4335 m/sec, 765947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 85/618 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 375202 m, 4531 m/sec, 817652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 90/618 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 397359 m, 4431 m/sec, 868713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 95/618 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 421545 m, 4837 m/sec, 921446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 100/618 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 446446 m, 4980 m/sec, 974334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 105/618 4/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 469582 m, 4627 m/sec, 1025407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 110/618 5/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 493376 m, 4758 m/sec, 1079809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 115/618 5/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 515321 m, 4389 m/sec, 1127601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 120/618 5/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 537361 m, 4408 m/sec, 1176462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 125/618 5/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 560657 m, 4659 m/sec, 1237237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 130/618 5/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 582188 m, 4306 m/sec, 1286956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 135/618 6/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 603691 m, 4300 m/sec, 1334703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 140/618 6/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 625650 m, 4391 m/sec, 1385086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 145/618 6/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 650491 m, 4968 m/sec, 1442025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 150/618 6/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 674232 m, 4748 m/sec, 1493531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 155/618 6/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 696511 m, 4455 m/sec, 1549597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 160/618 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 718680 m, 4433 m/sec, 1600033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 165/618 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 740094 m, 4282 m/sec, 1648212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 170/618 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 761202 m, 4221 m/sec, 1696652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 175/618 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 782830 m, 4325 m/sec, 1746390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 180/618 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 805287 m, 4491 m/sec, 1802299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 185/618 7/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 828388 m, 4620 m/sec, 1856291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 190/618 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 850727 m, 4467 m/sec, 1905184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 195/618 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 872912 m, 4437 m/sec, 1958281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 200/618 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 895000 m, 4417 m/sec, 2006234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 205/618 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 917813 m, 4562 m/sec, 2056817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 210/618 8/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 940501 m, 4537 m/sec, 2107772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 215/618 9/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 963335 m, 4566 m/sec, 2158912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 220/618 9/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 986101 m, 4553 m/sec, 2212354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 225/618 9/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1008901 m, 4560 m/sec, 2267277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 230/618 9/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1030531 m, 4326 m/sec, 2316289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 235/618 9/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1053573 m, 4608 m/sec, 2368034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 240/618 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1077551 m, 4795 m/sec, 2420529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 245/618 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1100223 m, 4534 m/sec, 2473254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 250/618 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1124125 m, 4780 m/sec, 2529061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 255/618 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1146960 m, 4567 m/sec, 2580926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 260/618 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1168725 m, 4353 m/sec, 2629169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 265/618 10/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1190494 m, 4353 m/sec, 2679028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 270/618 11/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1212303 m, 4361 m/sec, 2727870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 275/618 11/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1234930 m, 4525 m/sec, 2780173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 280/618 11/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1256766 m, 4367 m/sec, 2830455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 285/618 11/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1278283 m, 4303 m/sec, 2878633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 290/618 11/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1300249 m, 4393 m/sec, 2929083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 295/618 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1322728 m, 4495 m/sec, 2979121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 300/618 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1344356 m, 4325 m/sec, 3028896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 305/618 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1365934 m, 4315 m/sec, 3079653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 310/618 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1390921 m, 4997 m/sec, 3134073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 315/618 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1413937 m, 4603 m/sec, 3186553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 320/618 12/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1435635 m, 4339 m/sec, 3236847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 325/618 13/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1457845 m, 4442 m/sec, 3293080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 330/618 13/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1479750 m, 4381 m/sec, 3344031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 335/618 13/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1503063 m, 4662 m/sec, 3399532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 340/618 13/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1528923 m, 5172 m/sec, 3458225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 345/618 13/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1550759 m, 4367 m/sec, 3508872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 350/618 14/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1572440 m, 4336 m/sec, 3559118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 355/618 14/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1595439 m, 4599 m/sec, 3619620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 360/618 14/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1616797 m, 4271 m/sec, 3668601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 365/618 14/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1639393 m, 4519 m/sec, 3723415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 370/618 14/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1662496 m, 4620 m/sec, 3778331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 375/618 15/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1684278 m, 4356 m/sec, 3829014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 380/618 15/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1707612 m, 4666 m/sec, 3883389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 385/618 15/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1729529 m, 4383 m/sec, 3936183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 390/618 15/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1751403 m, 4374 m/sec, 3987324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 395/618 15/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1774470 m, 4613 m/sec, 4040999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 400/618 15/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1796819 m, 4469 m/sec, 4095850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 405/618 16/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1820382 m, 4712 m/sec, 4149737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 410/618 16/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1842143 m, 4352 m/sec, 4199599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 415/618 16/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1865327 m, 4636 m/sec, 4258905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 420/618 16/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1888318 m, 4598 m/sec, 4313734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 425/618 16/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1914607 m, 5257 m/sec, 4379641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 430/618 17/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1936242 m, 4327 m/sec, 4430099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 435/618 17/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1960939 m, 4939 m/sec, 4483667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 440/618 17/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 1983286 m, 4469 m/sec, 4535123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 445/618 17/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2006080 m, 4558 m/sec, 4590227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 450/618 17/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2028158 m, 4415 m/sec, 4639712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 455/618 18/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2050634 m, 4495 m/sec, 4692459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 460/618 18/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2072409 m, 4355 m/sec, 4743029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 465/618 18/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2094549 m, 4428 m/sec, 4794084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 470/618 18/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2117304 m, 4551 m/sec, 4847982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 475/618 18/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2140781 m, 4695 m/sec, 4903114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 480/618 19/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2163005 m, 4444 m/sec, 4954811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 485/618 19/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2185727 m, 4544 m/sec, 5007806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 490/618 19/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2207701 m, 4394 m/sec, 5058572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 495/618 19/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2229950 m, 4449 m/sec, 5110225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 500/618 19/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2254997 m, 5009 m/sec, 5166247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 505/618 19/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2279536 m, 4907 m/sec, 5219722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-11: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EisenbergMcGuire-PT-10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 510/618 20/2000 EisenbergMcGuire-PT-10-LTLCardinality-09 2303149 m, 4722 m/sec, 5276435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEisenbergMcGuire-PT-10-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEisenbergMcGuire-PT-10-LTLCardinality-07: INITIAL true preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="EisenbergMcGuire-PT-10"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is EisenbergMcGuire-PT-10, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267500203"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/EisenbergMcGuire-PT-10.tgz
mv EisenbergMcGuire-PT-10 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;