About the Execution of LoLA for Echo-PT-d04r03
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16208.651 | 634736.00 | 1021643.00 | 2435.20 | F?????????F????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267400132.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Echo-PT-d04r03, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267400132
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1012K
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 04:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Apr 12 04:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 04:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Apr 12 04:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 530K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d04r03-LTLFireability-00
FORMULA_NAME Echo-PT-d04r03-LTLFireability-01
FORMULA_NAME Echo-PT-d04r03-LTLFireability-02
FORMULA_NAME Echo-PT-d04r03-LTLFireability-03
FORMULA_NAME Echo-PT-d04r03-LTLFireability-04
FORMULA_NAME Echo-PT-d04r03-LTLFireability-05
FORMULA_NAME Echo-PT-d04r03-LTLFireability-06
FORMULA_NAME Echo-PT-d04r03-LTLFireability-07
FORMULA_NAME Echo-PT-d04r03-LTLFireability-08
FORMULA_NAME Echo-PT-d04r03-LTLFireability-09
FORMULA_NAME Echo-PT-d04r03-LTLFireability-10
FORMULA_NAME Echo-PT-d04r03-LTLFireability-11
FORMULA_NAME Echo-PT-d04r03-LTLFireability-12
FORMULA_NAME Echo-PT-d04r03-LTLFireability-13
FORMULA_NAME Echo-PT-d04r03-LTLFireability-14
FORMULA_NAME Echo-PT-d04r03-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717063054405
FORMULA Echo-PT-d04r03-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d04r03-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717063689141
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 3 (type CNST) for 0 Echo-PT-d04r03-LTLFireability-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 3 (type CNST) for Echo-PT-d04r03-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 38 Echo-PT-d04r03-LTLFireability-10
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 38 Echo-PT-d04r03-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for Echo-PT-d04r03-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 162
[[35mlola[0m][I] fired transitions : 161
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for Echo-PT-d04r03-LTLFireability-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 Echo-PT-d04r03-LTLFireability-08
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 09:57:45] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for Echo-PT-d04r03-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 3/256 4/2000 Echo-PT-d04r03-LTLFireability-08 356556 m, 71311 m/sec, 447270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 8/256 12/2000 Echo-PT-d04r03-LTLFireability-08 1175967 m, 163882 m/sec, 1645558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 13/256 17/2000 Echo-PT-d04r03-LTLFireability-08 1626650 m, 90136 m/sec, 2673512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 18/256 21/2000 Echo-PT-d04r03-LTLFireability-08 2037758 m, 82221 m/sec, 3778932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 23/256 25/2000 Echo-PT-d04r03-LTLFireability-08 2413595 m, 75167 m/sec, 4857556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 28/256 30/2000 Echo-PT-d04r03-LTLFireability-08 2813203 m, 79921 m/sec, 5969077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 33/256 34/2000 Echo-PT-d04r03-LTLFireability-08 3160735 m, 69506 m/sec, 7148341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 38/256 38/2000 Echo-PT-d04r03-LTLFireability-08 3596333 m, 87119 m/sec, 8234893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 43/256 43/2000 Echo-PT-d04r03-LTLFireability-08 4022467 m, 85226 m/sec, 9353905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 48/256 48/2000 Echo-PT-d04r03-LTLFireability-08 4422818 m, 80070 m/sec, 10527758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 53/256 52/2000 Echo-PT-d04r03-LTLFireability-08 4828058 m, 81048 m/sec, 11677310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 58/256 56/2000 Echo-PT-d04r03-LTLFireability-08 5178717 m, 70131 m/sec, 12903811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 63/256 61/2000 Echo-PT-d04r03-LTLFireability-08 5615703 m, 87397 m/sec, 13956296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 68/256 65/2000 Echo-PT-d04r03-LTLFireability-08 6029160 m, 82691 m/sec, 15055554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 73/256 70/2000 Echo-PT-d04r03-LTLFireability-08 6422912 m, 78750 m/sec, 16202389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 78/256 74/2000 Echo-PT-d04r03-LTLFireability-08 6819628 m, 79343 m/sec, 17329045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 83/256 78/2000 Echo-PT-d04r03-LTLFireability-08 7167256 m, 69525 m/sec, 18527969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 88/256 83/2000 Echo-PT-d04r03-LTLFireability-08 7598730 m, 86294 m/sec, 19589394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 93/256 87/2000 Echo-PT-d04r03-LTLFireability-08 8015558 m, 83365 m/sec, 20684927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 98/256 92/2000 Echo-PT-d04r03-LTLFireability-08 8404428 m, 77774 m/sec, 21832420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 103/256 96/2000 Echo-PT-d04r03-LTLFireability-08 8803402 m, 79794 m/sec, 22950812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 108/256 100/2000 Echo-PT-d04r03-LTLFireability-08 9149407 m, 69201 m/sec, 24131901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 113/256 104/2000 Echo-PT-d04r03-LTLFireability-08 9531331 m, 76384 m/sec, 25242151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 118/256 108/2000 Echo-PT-d04r03-LTLFireability-08 9910616 m, 75857 m/sec, 26349869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 123/256 112/2000 Echo-PT-d04r03-LTLFireability-08 10258482 m, 69573 m/sec, 27442750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 128/256 116/2000 Echo-PT-d04r03-LTLFireability-08 10606004 m, 69504 m/sec, 28536006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 133/256 120/2000 Echo-PT-d04r03-LTLFireability-08 10952780 m, 69355 m/sec, 29768658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 138/256 126/2000 Echo-PT-d04r03-LTLFireability-08 11478854 m, 105214 m/sec, 31129025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 143/256 132/2000 Echo-PT-d04r03-LTLFireability-08 12049803 m, 114189 m/sec, 32638737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 148/256 138/2000 Echo-PT-d04r03-LTLFireability-08 12609582 m, 111955 m/sec, 34165505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 153/256 143/2000 Echo-PT-d04r03-LTLFireability-08 13084636 m, 95010 m/sec, 35723918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 158/256 150/2000 Echo-PT-d04r03-LTLFireability-08 13683172 m, 119707 m/sec, 37221241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 163/256 156/2000 Echo-PT-d04r03-LTLFireability-08 14260434 m, 115452 m/sec, 38800283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 168/256 162/2000 Echo-PT-d04r03-LTLFireability-08 14801504 m, 108214 m/sec, 40372012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 173/256 168/2000 Echo-PT-d04r03-LTLFireability-08 15287722 m, 97243 m/sec, 41940058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 178/256 175/2000 Echo-PT-d04r03-LTLFireability-08 15897090 m, 121873 m/sec, 43410245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 183/256 180/2000 Echo-PT-d04r03-LTLFireability-08 16436684 m, 107918 m/sec, 44979207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 188/256 186/2000 Echo-PT-d04r03-LTLFireability-08 16963011 m, 105265 m/sec, 46501516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 193/256 192/2000 Echo-PT-d04r03-LTLFireability-08 17475001 m, 102398 m/sec, 48006979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 198/256 198/2000 Echo-PT-d04r03-LTLFireability-08 18046269 m, 114253 m/sec, 49489293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 203/256 204/2000 Echo-PT-d04r03-LTLFireability-08 18590044 m, 108755 m/sec, 51012649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 208/256 210/2000 Echo-PT-d04r03-LTLFireability-08 19068933 m, 95777 m/sec, 52524115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 213/256 215/2000 Echo-PT-d04r03-LTLFireability-08 19554421 m, 97097 m/sec, 54000742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 218/256 220/2000 Echo-PT-d04r03-LTLFireability-08 20039895 m, 97094 m/sec, 55462942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 223/256 226/2000 Echo-PT-d04r03-LTLFireability-08 20521059 m, 96232 m/sec, 56843168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 228/256 230/2000 Echo-PT-d04r03-LTLFireability-08 20952753 m, 86338 m/sec, 58359133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 233/256 236/2000 Echo-PT-d04r03-LTLFireability-08 21483825 m, 106214 m/sec, 59796579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 238/256 242/2000 Echo-PT-d04r03-LTLFireability-08 22041309 m, 111496 m/sec, 61273881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 243/256 249/2000 Echo-PT-d04r03-LTLFireability-08 22602379 m, 112214 m/sec, 62772472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 248/256 254/2000 Echo-PT-d04r03-LTLFireability-08 23076346 m, 94793 m/sec, 64289122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 253/256 260/2000 Echo-PT-d04r03-LTLFireability-08 23645788 m, 113888 m/sec, 65764388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 33 (type EXCL) for Echo-PT-d04r03-LTLFireability-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 Echo-PT-d04r03-LTLFireability-14
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 Echo-PT-d04r03-LTLFireability-08
[[35mlola[0m][I] time limit : 3333 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 33 (type EXCL) for Echo-PT-d04r03-LTLFireability-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 5/256 4/2000 Echo-PT-d04r03-LTLFireability-14 459758 m, 91951 m/sec, 1761475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 10/256 8/2000 Echo-PT-d04r03-LTLFireability-14 876480 m, 83344 m/sec, 3520027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 15/256 11/2000 Echo-PT-d04r03-LTLFireability-14 1328771 m, 90458 m/sec, 5432163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 20/256 15/2000 Echo-PT-d04r03-LTLFireability-14 1756725 m, 85590 m/sec, 7353092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 25/256 18/2000 Echo-PT-d04r03-LTLFireability-14 2167178 m, 82090 m/sec, 9277523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 30/256 22/2000 Echo-PT-d04r03-LTLFireability-14 2633533 m, 93271 m/sec, 11227259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 35/256 25/2000 Echo-PT-d04r03-LTLFireability-14 3051409 m, 83575 m/sec, 13164938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 40/256 28/2000 Echo-PT-d04r03-LTLFireability-14 3457785 m, 81275 m/sec, 15065960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 45/256 32/2000 Echo-PT-d04r03-LTLFireability-14 3870195 m, 82482 m/sec, 16983144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 50/256 35/2000 Echo-PT-d04r03-LTLFireability-14 4316369 m, 89234 m/sec, 18897048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 55/256 39/2000 Echo-PT-d04r03-LTLFireability-14 4743935 m, 85513 m/sec, 20814977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 60/256 42/2000 Echo-PT-d04r03-LTLFireability-14 5159491 m, 83111 m/sec, 22710401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 65/256 46/2000 Echo-PT-d04r03-LTLFireability-14 5574015 m, 82904 m/sec, 24610617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 70/256 49/2000 Echo-PT-d04r03-LTLFireability-14 5973027 m, 79802 m/sec, 26516867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 75/256 52/2000 Echo-PT-d04r03-LTLFireability-14 6351697 m, 75734 m/sec, 28412234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 80/256 55/2000 Echo-PT-d04r03-LTLFireability-14 6790679 m, 87796 m/sec, 30338140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 85/256 59/2000 Echo-PT-d04r03-LTLFireability-14 7216469 m, 85158 m/sec, 32263182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 90/256 62/2000 Echo-PT-d04r03-LTLFireability-14 7620357 m, 80777 m/sec, 34184381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 95/256 65/2000 Echo-PT-d04r03-LTLFireability-14 8018945 m, 79717 m/sec, 36107792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 100/256 68/2000 Echo-PT-d04r03-LTLFireability-14 8384225 m, 73056 m/sec, 37957043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 105/256 71/2000 Echo-PT-d04r03-LTLFireability-14 8765511 m, 76257 m/sec, 39874308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 110/256 75/2000 Echo-PT-d04r03-LTLFireability-14 9187349 m, 84367 m/sec, 41882618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 115/256 78/2000 Echo-PT-d04r03-LTLFireability-14 9561977 m, 74925 m/sec, 43810303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 120/256 81/2000 Echo-PT-d04r03-LTLFireability-14 9929477 m, 73500 m/sec, 45705354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 125/256 84/2000 Echo-PT-d04r03-LTLFireability-14 10296189 m, 73342 m/sec, 47595634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 130/256 87/2000 Echo-PT-d04r03-LTLFireability-14 10686903 m, 78142 m/sec, 49520056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 135/256 90/2000 Echo-PT-d04r03-LTLFireability-14 11081320 m, 78883 m/sec, 51434463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 140/256 93/2000 Echo-PT-d04r03-LTLFireability-14 11458453 m, 75426 m/sec, 53345832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 145/256 96/2000 Echo-PT-d04r03-LTLFireability-14 11823547 m, 73018 m/sec, 55155862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 150/256 98/2000 Echo-PT-d04r03-LTLFireability-14 12146887 m, 64668 m/sec, 56833942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 155/256 101/2000 Echo-PT-d04r03-LTLFireability-14 12467381 m, 64098 m/sec, 58524695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 160/256 103/2000 Echo-PT-d04r03-LTLFireability-14 12770636 m, 60651 m/sec, 60212640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 165/256 106/2000 Echo-PT-d04r03-LTLFireability-14 13112487 m, 68370 m/sec, 61926308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 170/256 109/2000 Echo-PT-d04r03-LTLFireability-14 13507519 m, 79006 m/sec, 63657856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 175/256 112/2000 Echo-PT-d04r03-LTLFireability-14 13874965 m, 73489 m/sec, 65385268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 180/256 115/2000 Echo-PT-d04r03-LTLFireability-14 14246415 m, 74290 m/sec, 67115320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 185/256 118/2000 Echo-PT-d04r03-LTLFireability-14 14618455 m, 74408 m/sec, 68859200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 190/256 121/2000 Echo-PT-d04r03-LTLFireability-14 14968323 m, 69973 m/sec, 70562031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 195/256 124/2000 Echo-PT-d04r03-LTLFireability-14 15316793 m, 69694 m/sec, 72271253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 200/256 127/2000 Echo-PT-d04r03-LTLFireability-14 15697673 m, 76176 m/sec, 73974070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 205/256 130/2000 Echo-PT-d04r03-LTLFireability-14 16047535 m, 69972 m/sec, 75684358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 210/256 133/2000 Echo-PT-d04r03-LTLFireability-14 16400691 m, 70631 m/sec, 77375372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 215/256 135/2000 Echo-PT-d04r03-LTLFireability-14 16728783 m, 65618 m/sec, 79073579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 220/256 138/2000 Echo-PT-d04r03-LTLFireability-14 17085831 m, 71409 m/sec, 80777769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 225/256 141/2000 Echo-PT-d04r03-LTLFireability-14 17437451 m, 70324 m/sec, 82491857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 230/256 144/2000 Echo-PT-d04r03-LTLFireability-14 17779633 m, 68436 m/sec, 84204646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 235/256 146/2000 Echo-PT-d04r03-LTLFireability-14 18103745 m, 64822 m/sec, 85894592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 240/256 149/2000 Echo-PT-d04r03-LTLFireability-14 18445793 m, 68409 m/sec, 87602917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 245/256 152/2000 Echo-PT-d04r03-LTLFireability-14 18777391 m, 66319 m/sec, 89299232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 250/256 154/2000 Echo-PT-d04r03-LTLFireability-14 19089317 m, 62385 m/sec, 90989833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 255/256 157/2000 Echo-PT-d04r03-LTLFireability-14 19439665 m, 70069 m/sec, 92702848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for Echo-PT-d04r03-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 Echo-PT-d04r03-LTLFireability-13
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 Echo-PT-d04r03-LTLFireability-14
[[35mlola[0m][I] time limit : 3073 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/256 3/2000 Echo-PT-d04r03-LTLFireability-13 318454 m, 63690 m/sec, 2127270 t fired, .
[[35mlola[0m][.] 51 LTL EXCL 5/3073 4/5 Echo-PT-d04r03-LTLFireability-14 463295 m, -3795274 m/sec, 1776174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 764
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for Echo-PT-d04r03-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/256 5/2000 Echo-PT-d04r03-LTLFireability-13 607238 m, 57756 m/sec, 4224642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 769
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/256 8/2000 Echo-PT-d04r03-LTLFireability-13 900913 m, 58735 m/sec, 6331019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/256 10/2000 Echo-PT-d04r03-LTLFireability-13 1175054 m, 54828 m/sec, 8420505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 788
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 25/256 12/2000 Echo-PT-d04r03-LTLFireability-13 1448053 m, 54599 m/sec, 10521441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 796
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 30/256 14/2000 Echo-PT-d04r03-LTLFireability-13 1713897 m, 53168 m/sec, 12612016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 804
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 35/256 16/2000 Echo-PT-d04r03-LTLFireability-13 1981935 m, 53607 m/sec, 14710724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 813
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 40/256 18/2000 Echo-PT-d04r03-LTLFireability-13 2236666 m, 50946 m/sec, 16740983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 822
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 45/256 20/2000 Echo-PT-d04r03-LTLFireability-13 2477405 m, 48147 m/sec, 18621134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 831
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 50/256 22/2000 Echo-PT-d04r03-LTLFireability-13 2714770 m, 47473 m/sec, 20506648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 840
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 55/256 24/2000 Echo-PT-d04r03-LTLFireability-13 2941267 m, 45299 m/sec, 22379423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 849
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 60/256 25/2000 Echo-PT-d04r03-LTLFireability-13 3176187 m, 46984 m/sec, 24291367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 856
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 65/256 27/2000 Echo-PT-d04r03-LTLFireability-13 3420519 m, 48866 m/sec, 26352797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 865
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 70/256 29/2000 Echo-PT-d04r03-LTLFireability-13 3653693 m, 46634 m/sec, 28425495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 873
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 75/256 31/2000 Echo-PT-d04r03-LTLFireability-13 3892316 m, 47724 m/sec, 30503091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 883
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 80/256 33/2000 Echo-PT-d04r03-LTLFireability-13 4125214 m, 46579 m/sec, 32576802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 892
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 85/256 35/2000 Echo-PT-d04r03-LTLFireability-13 4373543 m, 49665 m/sec, 34646840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 901
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 90/256 37/2000 Echo-PT-d04r03-LTLFireability-13 4665645 m, 58420 m/sec, 36735081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 908
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 95/256 39/2000 Echo-PT-d04r03-LTLFireability-13 4930823 m, 53035 m/sec, 38828796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 916
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 100/256 41/2000 Echo-PT-d04r03-LTLFireability-13 5177698 m, 49375 m/sec, 40883148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 923
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 105/256 43/2000 Echo-PT-d04r03-LTLFireability-13 5382304 m, 40921 m/sec, 42526029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 930
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d04r03"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Echo-PT-d04r03, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267400132"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d04r03.tgz
mv Echo-PT-d04r03 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;