About the Execution of LoLA for Echo-PT-d04r03
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.100 | 1521976.00 | 1515817.00 | 5471.40 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267400131.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Echo-PT-d04r03, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267400131
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1012K
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 04:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Apr 12 04:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 04:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Apr 12 04:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 530K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-00
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-01
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-02
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-03
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-04
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-05
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-06
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-07
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-08
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-09
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-10
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-11
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-12
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-13
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-14
FORMULA_NAME Echo-PT-d04r03-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717062874385
BK_STOP 1717064396361
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 6 Echo-PT-d04r03-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for Echo-PT-d04r03-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 163
[[35mlola[0m][I] fired transitions : 163
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for Echo-PT-d04r03-LTLCardinality-02 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 15 Echo-PT-d04r03-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for Echo-PT-d04r03-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/SRCH) for 53 Echo-PT-d04r03-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/SRCH) for 50 Echo-PT-d04r03-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/SRCH) for Echo-PT-d04r03-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 163
[[35mlola[0m][I] fired transitions : 163
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/SRCH) for Echo-PT-d04r03-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 163
[[35mlola[0m][I] fired transitions : 163
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 36 Echo-PT-d04r03-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for Echo-PT-d04r03-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 Echo-PT-d04r03-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for Echo-PT-d04r03-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 36 Echo-PT-d04r03-LTLCardinality-12
[[35mlola[0m][I] time limit : 267 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] planning for Echo-PT-d04r03-LTLCardinality-14 stopped (result already fixed).
[[35mlola[0m][I] planning for Echo-PT-d04r03-LTLCardinality-15 stopped (result already fixed).
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for Echo-PT-d04r03-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 332652
[[35mlola[0m][I] fired transitions : 540755
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 Echo-PT-d04r03-LTLCardinality-09
[[35mlola[0m][I] time limit : 315 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 1/315 1/2000 Echo-PT-d04r03-LTLCardinality-09 61924 m, 12384 m/sec, 179755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 6/315 6/2000 Echo-PT-d04r03-LTLCardinality-09 627590 m, 113133 m/sec, 2087507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 11/315 10/2000 Echo-PT-d04r03-LTLCardinality-09 1157834 m, 106048 m/sec, 3988369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 16/315 14/2000 Echo-PT-d04r03-LTLCardinality-09 1674667 m, 103366 m/sec, 5880343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 21/315 18/2000 Echo-PT-d04r03-LTLCardinality-09 2159593 m, 96985 m/sec, 7768267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 26/315 22/2000 Echo-PT-d04r03-LTLCardinality-09 2687432 m, 105567 m/sec, 9701327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 31/315 26/2000 Echo-PT-d04r03-LTLCardinality-09 3181645 m, 98842 m/sec, 11605833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 36/315 30/2000 Echo-PT-d04r03-LTLCardinality-09 3643020 m, 92275 m/sec, 13440247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 41/315 34/2000 Echo-PT-d04r03-LTLCardinality-09 4125186 m, 96433 m/sec, 15309001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 46/315 38/2000 Echo-PT-d04r03-LTLCardinality-09 4644907 m, 103944 m/sec, 17251110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 51/315 42/2000 Echo-PT-d04r03-LTLCardinality-09 5129234 m, 96865 m/sec, 19071632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 56/315 45/2000 Echo-PT-d04r03-LTLCardinality-09 5604996 m, 95152 m/sec, 20884402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 61/315 49/2000 Echo-PT-d04r03-LTLCardinality-09 6099602 m, 98921 m/sec, 22768592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 66/315 53/2000 Echo-PT-d04r03-LTLCardinality-09 6566668 m, 93413 m/sec, 24654663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 71/315 57/2000 Echo-PT-d04r03-LTLCardinality-09 6984882 m, 83642 m/sec, 26426160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 76/315 61/2000 Echo-PT-d04r03-LTLCardinality-09 7506568 m, 104337 m/sec, 28403351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 81/315 65/2000 Echo-PT-d04r03-LTLCardinality-09 8026040 m, 103894 m/sec, 30375294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 86/315 69/2000 Echo-PT-d04r03-LTLCardinality-09 8519180 m, 98628 m/sec, 32359303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 91/315 73/2000 Echo-PT-d04r03-LTLCardinality-09 9000815 m, 96327 m/sec, 34316896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 96/315 76/2000 Echo-PT-d04r03-LTLCardinality-09 9451179 m, 90072 m/sec, 36258693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 101/315 80/2000 Echo-PT-d04r03-LTLCardinality-09 9928371 m, 95438 m/sec, 38212316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 106/315 84/2000 Echo-PT-d04r03-LTLCardinality-09 10403957 m, 95117 m/sec, 40177200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 111/315 87/2000 Echo-PT-d04r03-LTLCardinality-09 10847526 m, 88713 m/sec, 42109857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 116/315 91/2000 Echo-PT-d04r03-LTLCardinality-09 11288028 m, 88100 m/sec, 44031305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 121/315 95/2000 Echo-PT-d04r03-LTLCardinality-09 11735074 m, 89409 m/sec, 45985965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 126/315 99/2000 Echo-PT-d04r03-LTLCardinality-09 12235904 m, 100166 m/sec, 47932693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 131/315 102/2000 Echo-PT-d04r03-LTLCardinality-09 12689657 m, 90750 m/sec, 49869619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 136/315 106/2000 Echo-PT-d04r03-LTLCardinality-09 13144400 m, 90948 m/sec, 51787084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 141/315 109/2000 Echo-PT-d04r03-LTLCardinality-09 13589232 m, 88966 m/sec, 53706083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 146/315 113/2000 Echo-PT-d04r03-LTLCardinality-09 14015159 m, 85185 m/sec, 55606461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 151/315 116/2000 Echo-PT-d04r03-LTLCardinality-09 14429238 m, 82815 m/sec, 57509596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 156/315 120/2000 Echo-PT-d04r03-LTLCardinality-09 14924359 m, 99024 m/sec, 59447295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 161/315 124/2000 Echo-PT-d04r03-LTLCardinality-09 15429985 m, 101125 m/sec, 61389431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 166/315 128/2000 Echo-PT-d04r03-LTLCardinality-09 15912274 m, 96457 m/sec, 63319725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 171/315 132/2000 Echo-PT-d04r03-LTLCardinality-09 16400240 m, 97593 m/sec, 65266649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 176/315 136/2000 Echo-PT-d04r03-LTLCardinality-09 16866603 m, 93272 m/sec, 67172618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 181/315 140/2000 Echo-PT-d04r03-LTLCardinality-09 17360751 m, 98829 m/sec, 69100483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 186/315 143/2000 Echo-PT-d04r03-LTLCardinality-09 17836403 m, 95130 m/sec, 71008259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 191/315 147/2000 Echo-PT-d04r03-LTLCardinality-09 18303104 m, 93340 m/sec, 72901685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 196/315 151/2000 Echo-PT-d04r03-LTLCardinality-09 18739799 m, 87339 m/sec, 74794781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 201/315 154/2000 Echo-PT-d04r03-LTLCardinality-09 19212326 m, 94505 m/sec, 76700522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 206/315 158/2000 Echo-PT-d04r03-LTLCardinality-09 19667444 m, 91023 m/sec, 78616603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 211/315 162/2000 Echo-PT-d04r03-LTLCardinality-09 20119035 m, 90318 m/sec, 80536146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 216/315 165/2000 Echo-PT-d04r03-LTLCardinality-09 20568376 m, 89868 m/sec, 82441285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 221/315 169/2000 Echo-PT-d04r03-LTLCardinality-09 21010701 m, 88465 m/sec, 84339014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 226/315 172/2000 Echo-PT-d04r03-LTLCardinality-09 21429930 m, 83845 m/sec, 86231096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 231/315 176/2000 Echo-PT-d04r03-LTLCardinality-09 21897514 m, 93516 m/sec, 88155684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 236/315 179/2000 Echo-PT-d04r03-LTLCardinality-09 22340672 m, 88631 m/sec, 90069696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 241/315 183/2000 Echo-PT-d04r03-LTLCardinality-09 22779620 m, 87789 m/sec, 91980116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 246/315 186/2000 Echo-PT-d04r03-LTLCardinality-09 23217830 m, 87642 m/sec, 93912758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 251/315 190/2000 Echo-PT-d04r03-LTLCardinality-09 23643716 m, 85177 m/sec, 95810147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 256/315 193/2000 Echo-PT-d04r03-LTLCardinality-09 24077555 m, 86767 m/sec, 97727447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 261/315 197/2000 Echo-PT-d04r03-LTLCardinality-09 24524921 m, 89473 m/sec, 99627197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 266/315 200/2000 Echo-PT-d04r03-LTLCardinality-09 24941846 m, 83385 m/sec, 101520853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 271/315 203/2000 Echo-PT-d04r03-LTLCardinality-09 25357106 m, 83052 m/sec, 103409601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 276/315 207/2000 Echo-PT-d04r03-LTLCardinality-09 25764442 m, 81467 m/sec, 105305605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 281/315 210/2000 Echo-PT-d04r03-LTLCardinality-09 26199037 m, 86919 m/sec, 107219250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 286/315 213/2000 Echo-PT-d04r03-LTLCardinality-09 26611348 m, 82462 m/sec, 109136378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 291/315 217/2000 Echo-PT-d04r03-LTLCardinality-09 27019537 m, 81637 m/sec, 111059802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 296/315 220/2000 Echo-PT-d04r03-LTLCardinality-09 27435584 m, 83209 m/sec, 112980377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 301/315 223/2000 Echo-PT-d04r03-LTLCardinality-09 27839774 m, 80838 m/sec, 114884232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 306/315 226/2000 Echo-PT-d04r03-LTLCardinality-09 28222707 m, 76586 m/sec, 116776520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 311/315 230/2000 Echo-PT-d04r03-LTLCardinality-09 28733188 m, 102096 m/sec, 118713504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 28 (type EXCL) for Echo-PT-d04r03-LTLCardinality-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 Echo-PT-d04r03-LTLCardinality-08
[[35mlola[0m][I] time limit : 315 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 Echo-PT-d04r03-LTLCardinality-09
[[35mlola[0m][I] time limit : 3159 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for Echo-PT-d04r03-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 44
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 5/315 5/5 Echo-PT-d04r03-LTLCardinality-09 597040 m, -5627229 m/sec, 1975082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 28 (type EXCL) for Echo-PT-d04r03-LTLCardinality-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 Echo-PT-d04r03-LTLCardinality-07
[[35mlola[0m][I] time limit : 349 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for Echo-PT-d04r03-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 Echo-PT-d04r03-LTLCardinality-06
[[35mlola[0m][I] time limit : 393 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for Echo-PT-d04r03-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 Echo-PT-d04r03-LTLCardinality-05
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for Echo-PT-d04r03-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 Echo-PT-d04r03-LTLCardinality-04
[[35mlola[0m][I] time limit : 524 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/524 2/2000 Echo-PT-d04r03-LTLCardinality-04 189531 m, 37906 m/sec, 2271098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/524 3/2000 Echo-PT-d04r03-LTLCardinality-04 369800 m, 36053 m/sec, 4629866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/524 4/2000 Echo-PT-d04r03-LTLCardinality-04 525386 m, 31117 m/sec, 6904430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/524 5/2000 Echo-PT-d04r03-LTLCardinality-04 685102 m, 31943 m/sec, 9170606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/524 6/2000 Echo-PT-d04r03-LTLCardinality-04 832663 m, 29512 m/sec, 11407820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 30/524 8/2000 Echo-PT-d04r03-LTLCardinality-04 988349 m, 31137 m/sec, 13636072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 35/524 9/2000 Echo-PT-d04r03-LTLCardinality-04 1139592 m, 30248 m/sec, 15853440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 40/524 10/2000 Echo-PT-d04r03-LTLCardinality-04 1293989 m, 30879 m/sec, 18110827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 45/524 11/2000 Echo-PT-d04r03-LTLCardinality-04 1452700 m, 31742 m/sec, 20376100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 50/524 12/2000 Echo-PT-d04r03-LTLCardinality-04 1604112 m, 30282 m/sec, 22614744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 55/524 13/2000 Echo-PT-d04r03-LTLCardinality-04 1768741 m, 32925 m/sec, 24854115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 60/524 14/2000 Echo-PT-d04r03-LTLCardinality-04 1916474 m, 29546 m/sec, 27075138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 65/524 15/2000 Echo-PT-d04r03-LTLCardinality-04 2066763 m, 30057 m/sec, 29273766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 70/524 16/2000 Echo-PT-d04r03-LTLCardinality-04 2206339 m, 27915 m/sec, 31487152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 75/524 17/2000 Echo-PT-d04r03-LTLCardinality-04 2352868 m, 29305 m/sec, 33718483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 80/524 18/2000 Echo-PT-d04r03-LTLCardinality-04 2512223 m, 31871 m/sec, 35977053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 85/524 20/2000 Echo-PT-d04r03-LTLCardinality-04 2653456 m, 28246 m/sec, 38221869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 90/524 21/2000 Echo-PT-d04r03-LTLCardinality-04 2792696 m, 27848 m/sec, 40435224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 95/524 21/2000 Echo-PT-d04r03-LTLCardinality-04 2930357 m, 27532 m/sec, 42632914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 100/524 22/2000 Echo-PT-d04r03-LTLCardinality-04 3064757 m, 26880 m/sec, 44780860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 105/524 23/2000 Echo-PT-d04r03-LTLCardinality-04 3201908 m, 27430 m/sec, 46952139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 110/524 24/2000 Echo-PT-d04r03-LTLCardinality-04 3345738 m, 28766 m/sec, 49161338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 115/524 25/2000 Echo-PT-d04r03-LTLCardinality-04 3479226 m, 26697 m/sec, 51353403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 120/524 26/2000 Echo-PT-d04r03-LTLCardinality-04 3615612 m, 27277 m/sec, 53569100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 125/524 28/2000 Echo-PT-d04r03-LTLCardinality-04 3774797 m, 31837 m/sec, 55832468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 130/524 29/2000 Echo-PT-d04r03-LTLCardinality-04 3916739 m, 28388 m/sec, 58089744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 135/524 30/2000 Echo-PT-d04r03-LTLCardinality-04 4055721 m, 27796 m/sec, 60303273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 140/524 31/2000 Echo-PT-d04r03-LTLCardinality-04 4193927 m, 27641 m/sec, 62499299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 145/524 32/2000 Echo-PT-d04r03-LTLCardinality-04 4341753 m, 29565 m/sec, 64844517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 150/524 33/2000 Echo-PT-d04r03-LTLCardinality-04 4489814 m, 29612 m/sec, 67177200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 155/524 34/2000 Echo-PT-d04r03-LTLCardinality-04 4637927 m, 29622 m/sec, 69498185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 160/524 35/2000 Echo-PT-d04r03-LTLCardinality-04 4774514 m, 27317 m/sec, 71799943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 165/524 36/2000 Echo-PT-d04r03-LTLCardinality-04 4931588 m, 31414 m/sec, 74135004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 170/524 37/2000 Echo-PT-d04r03-LTLCardinality-04 5088319 m, 31346 m/sec, 76488028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 175/524 38/2000 Echo-PT-d04r03-LTLCardinality-04 5236498 m, 29635 m/sec, 78833754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 180/524 39/2000 Echo-PT-d04r03-LTLCardinality-04 5379141 m, 28528 m/sec, 81174422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 185/524 40/2000 Echo-PT-d04r03-LTLCardinality-04 5516294 m, 27430 m/sec, 83492709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 190/524 41/2000 Echo-PT-d04r03-LTLCardinality-04 5657729 m, 28287 m/sec, 85792431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 195/524 42/2000 Echo-PT-d04r03-LTLCardinality-04 5799631 m, 28380 m/sec, 88101723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 200/524 43/2000 Echo-PT-d04r03-LTLCardinality-04 5936412 m, 27356 m/sec, 90436482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 205/524 44/2000 Echo-PT-d04r03-LTLCardinality-04 6081695 m, 29056 m/sec, 92760088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 210/524 45/2000 Echo-PT-d04r03-LTLCardinality-04 6226529 m, 28966 m/sec, 95050390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 215/524 46/2000 Echo-PT-d04r03-LTLCardinality-04 6362856 m, 27265 m/sec, 97344850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 220/524 47/2000 Echo-PT-d04r03-LTLCardinality-04 6500673 m, 27563 m/sec, 99643959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 225/524 48/2000 Echo-PT-d04r03-LTLCardinality-04 6630130 m, 25891 m/sec, 101946653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 230/524 49/2000 Echo-PT-d04r03-LTLCardinality-04 6775911 m, 29156 m/sec, 104291247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 235/524 50/2000 Echo-PT-d04r03-LTLCardinality-04 6909785 m, 26774 m/sec, 106636279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 240/524 51/2000 Echo-PT-d04r03-LTLCardinality-04 7040322 m, 26107 m/sec, 108944668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 245/524 52/2000 Echo-PT-d04r03-LTLCardinality-04 7169691 m, 25873 m/sec, 111248234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 250/524 53/2000 Echo-PT-d04r03-LTLCardinality-04 7300244 m, 26110 m/sec, 113581397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 255/524 54/2000 Echo-PT-d04r03-LTLCardinality-04 7433778 m, 26706 m/sec, 115899201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 260/524 55/2000 Echo-PT-d04r03-LTLCardinality-04 7555500 m, 24344 m/sec, 118127321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 265/524 56/2000 Echo-PT-d04r03-LTLCardinality-04 7682851 m, 25470 m/sec, 120349673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 270/524 57/2000 Echo-PT-d04r03-LTLCardinality-04 7816305 m, 26690 m/sec, 122592886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 275/524 57/2000 Echo-PT-d04r03-LTLCardinality-04 7940732 m, 24885 m/sec, 124810134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 280/524 58/2000 Echo-PT-d04r03-LTLCardinality-04 8063370 m, 24527 m/sec, 126998499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 285/524 59/2000 Echo-PT-d04r03-LTLCardinality-04 8187283 m, 24782 m/sec, 129207981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 290/524 60/2000 Echo-PT-d04r03-LTLCardinality-04 8312945 m, 25132 m/sec, 131434159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 295/524 61/2000 Echo-PT-d04r03-LTLCardinality-04 8440657 m, 25542 m/sec, 133642549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 300/524 62/2000 Echo-PT-d04r03-LTLCardinality-04 8561876 m, 24243 m/sec, 135922463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 305/524 63/2000 Echo-PT-d04r03-LTLCardinality-04 8718114 m, 31247 m/sec, 138256289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 310/524 64/2000 Echo-PT-d04r03-LTLCardinality-04 8895445 m, 35466 m/sec, 140588109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 315/524 65/2000 Echo-PT-d04r03-LTLCardinality-04 9047505 m, 30412 m/sec, 142803519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 320/524 67/2000 Echo-PT-d04r03-LTLCardinality-04 9203943 m, 31287 m/sec, 145020604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 325/524 68/2000 Echo-PT-d04r03-LTLCardinality-04 9352396 m, 29690 m/sec, 147269786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 330/524 69/2000 Echo-PT-d04r03-LTLCardinality-04 9487519 m, 27024 m/sec, 149511797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 335/524 70/2000 Echo-PT-d04r03-LTLCardinality-04 9636203 m, 29736 m/sec, 151741230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 340/524 71/2000 Echo-PT-d04r03-LTLCardinality-04 9781031 m, 28965 m/sec, 153982514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 345/524 72/2000 Echo-PT-d04r03-LTLCardinality-04 9917337 m, 27261 m/sec, 156204188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 350/524 73/2000 Echo-PT-d04r03-LTLCardinality-04 10053647 m, 27262 m/sec, 158428489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 355/524 74/2000 Echo-PT-d04r03-LTLCardinality-04 10179162 m, 25103 m/sec, 160657347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 360/524 75/2000 Echo-PT-d04r03-LTLCardinality-04 10317876 m, 27742 m/sec, 162934086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 365/524 76/2000 Echo-PT-d04r03-LTLCardinality-04 10467228 m, 29870 m/sec, 165204170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 370/524 77/2000 Echo-PT-d04r03-LTLCardinality-04 10604557 m, 27465 m/sec, 167506345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 375/524 78/2000 Echo-PT-d04r03-LTLCardinality-04 10745862 m, 28261 m/sec, 169787906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 380/524 79/2000 Echo-PT-d04r03-LTLCardinality-04 10878206 m, 26468 m/sec, 172057527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 385/524 79/2000 Echo-PT-d04r03-LTLCardinality-04 11000138 m, 24386 m/sec, 174327182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 390/524 80/2000 Echo-PT-d04r03-LTLCardinality-04 11132386 m, 26449 m/sec, 176610853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 395/524 81/2000 Echo-PT-d04r03-LTLCardinality-04 11266136 m, 26750 m/sec, 178920540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 400/524 82/2000 Echo-PT-d04r03-LTLCardinality-04 11391867 m, 25146 m/sec, 181225735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 405/524 83/2000 Echo-PT-d04r03-LTLCardinality-04 11516536 m, 24933 m/sec, 183522077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 410/524 84/2000 Echo-PT-d04r03-LTLCardinality-04 11631424 m, 22977 m/sec, 185820376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 415/524 85/2000 Echo-PT-d04r03-LTLCardinality-04 11765389 m, 26793 m/sec, 188109110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 420/524 86/2000 Echo-PT-d04r03-LTLCardinality-04 11917086 m, 30339 m/sec, 190417821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 425/524 87/2000 Echo-PT-d04r03-LTLCardinality-04 12053712 m, 27325 m/sec, 192698868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 430/524 88/2000 Echo-PT-d04r03-LTLCardinality-04 12194564 m, 28170 m/sec, 194971452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 435/524 89/2000 Echo-PT-d04r03-LTLCardinality-04 12326279 m, 26343 m/sec, 197241427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 440/524 90/2000 Echo-PT-d04r03-LTLCardinality-04 12448773 m, 24498 m/sec, 199521718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 445/524 91/2000 Echo-PT-d04r03-LTLCardinality-04 12581840 m, 26613 m/sec, 201795039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 450/524 92/2000 Echo-PT-d04r03-LTLCardinality-04 12712357 m, 26103 m/sec, 204085414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 455/524 93/2000 Echo-PT-d04r03-LTLCardinality-04 12836583 m, 24845 m/sec, 206351023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 460/524 93/2000 Echo-PT-d04r03-LTLCardinality-04 12959607 m, 24604 m/sec, 208618155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 465/524 94/2000 Echo-PT-d04r03-LTLCardinality-04 13071889 m, 22456 m/sec, 210876615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 470/524 95/2000 Echo-PT-d04r03-LTLCardinality-04 13204579 m, 26538 m/sec, 213136780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 475/524 96/2000 Echo-PT-d04r03-LTLCardinality-04 13354760 m, 30036 m/sec, 215417362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 480/524 97/2000 Echo-PT-d04r03-LTLCardinality-04 13490339 m, 27115 m/sec, 217680153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 485/524 98/2000 Echo-PT-d04r03-LTLCardinality-04 13629636 m, 27859 m/sec, 219928012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 490/524 99/2000 Echo-PT-d04r03-LTLCardinality-04 13760781 m, 26229 m/sec, 222184944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 495/524 100/2000 Echo-PT-d04r03-LTLCardinality-04 13880469 m, 23937 m/sec, 224425333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 500/524 101/2000 Echo-PT-d04r03-LTLCardinality-04 14010869 m, 26080 m/sec, 226668388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 505/524 102/2000 Echo-PT-d04r03-LTLCardinality-04 14142039 m, 26234 m/sec, 228929040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 510/524 103/2000 Echo-PT-d04r03-LTLCardinality-04 14264130 m, 24418 m/sec, 231162708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 515/524 104/2000 Echo-PT-d04r03-LTLCardinality-04 14385183 m, 24210 m/sec, 233398693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 520/524 105/2000 Echo-PT-d04r03-LTLCardinality-04 14498288 m, 22621 m/sec, 235636461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for Echo-PT-d04r03-LTLCardinality-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 Echo-PT-d04r03-LTLCardinality-03
[[35mlola[0m][I] time limit : 524 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 Echo-PT-d04r03-LTLCardinality-04
[[35mlola[0m][I] time limit : 2624 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for Echo-PT-d04r03-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 163
[[35mlola[0m][I] fired transitions : 163
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/524 2/5 Echo-PT-d04r03-LTLCardinality-04 188010 m, -2862055 m/sec, 2253678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/524 3/5 Echo-PT-d04r03-LTLCardinality-04 369990 m, 36396 m/sec, 4632337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/524 4/5 Echo-PT-d04r03-LTLCardinality-04 531164 m, 32234 m/sec, 6994150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/524 5/5 Echo-PT-d04r03-LTLCardinality-04 696684 m, 33104 m/sec, 9343345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for Echo-PT-d04r03-LTLCardinality-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Echo-PT-d04r03-LTLCardinality-01
[[35mlola[0m][I] time limit : 649 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for Echo-PT-d04r03-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 163
[[35mlola[0m][I] fired transitions : 163
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d04r03-LTLCardinality-00
[[35mlola[0m][I] time limit : 866 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for Echo-PT-d04r03-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 163
[[35mlola[0m][I] fired transitions : 163
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 Echo-PT-d04r03-LTLCardinality-13
[[35mlola[0m][I] time limit : 1299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/1299 5/2000 Echo-PT-d04r03-LTLCardinality-13 663339 m, 132667 m/sec, 1751230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/1299 10/2000 Echo-PT-d04r03-LTLCardinality-13 1325855 m, 132503 m/sec, 3502051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/1299 14/2000 Echo-PT-d04r03-LTLCardinality-13 1987465 m, 132322 m/sec, 5248336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/1299 19/2000 Echo-PT-d04r03-LTLCardinality-13 2637387 m, 129984 m/sec, 6990465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 25/1299 23/2000 Echo-PT-d04r03-LTLCardinality-13 3282910 m, 129104 m/sec, 8664234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 30/1299 27/2000 Echo-PT-d04r03-LTLCardinality-13 3916243 m, 126666 m/sec, 10360968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 35/1299 32/2000 Echo-PT-d04r03-LTLCardinality-13 4561790 m, 129109 m/sec, 12097087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 40/1299 36/2000 Echo-PT-d04r03-LTLCardinality-13 5216845 m, 131011 m/sec, 13803600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 45/1299 41/2000 Echo-PT-d04r03-LTLCardinality-13 5854343 m, 127499 m/sec, 15500339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 50/1299 45/2000 Echo-PT-d04r03-LTLCardinality-13 6505415 m, 130214 m/sec, 17234423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 55/1299 50/2000 Echo-PT-d04r03-LTLCardinality-13 7160252 m, 130967 m/sec, 18973720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 60/1299 54/2000 Echo-PT-d04r03-LTLCardinality-13 7812411 m, 130431 m/sec, 20700312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 65/1299 59/2000 Echo-PT-d04r03-LTLCardinality-13 8451993 m, 127916 m/sec, 22419588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 70/1299 63/2000 Echo-PT-d04r03-LTLCardinality-13 9108647 m, 131330 m/sec, 24121057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 75/1299 68/2000 Echo-PT-d04r03-LTLCardinality-13 9758385 m, 129947 m/sec, 25857368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 80/1299 72/2000 Echo-PT-d04r03-LTLCardinality-13 10399223 m, 128167 m/sec, 27573298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 85/1299 77/2000 Echo-PT-d04r03-LTLCardinality-13 11052318 m, 130619 m/sec, 29281888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 90/1299 81/2000 Echo-PT-d04r03-LTLCardinality-13 11688425 m, 127221 m/sec, 30978308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 95/1299 85/2000 Echo-PT-d04r03-LTLCardinality-13 12344670 m, 131249 m/sec, 32686098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 100/1299 90/2000 Echo-PT-d04r03-LTLCardinality-13 13001417 m, 131349 m/sec, 34394021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 105/1299 94/2000 Echo-PT-d04r03-LTLCardinality-13 13655279 m, 130772 m/sec, 36099381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 110/1299 99/2000 Echo-PT-d04r03-LTLCardinality-13 14310326 m, 131009 m/sec, 37798062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 115/1299 103/2000 Echo-PT-d04r03-LTLCardinality-13 14957743 m, 129483 m/sec, 39494105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 120/1299 108/2000 Echo-PT-d04r03-LTLCardinality-13 15601972 m, 128845 m/sec, 41185957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 125/1299 112/2000 Echo-PT-d04r03-LTLCardinality-13 16258902 m, 131386 m/sec, 42937162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 130/1299 117/2000 Echo-PT-d04r03-LTLCardinality-13 16914597 m, 131139 m/sec, 44674113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 135/1299 121/2000 Echo-PT-d04r03-LTLCardinality-13 17566212 m, 130323 m/sec, 46395926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 140/1299 126/2000 Echo-PT-d04r03-LTLCardinality-13 18211972 m, 129152 m/sec, 48122467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 145/1299 130/2000 Echo-PT-d04r03-LTLCardinality-13 18870678 m, 131741 m/sec, 49827250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 150/1299 135/2000 Echo-PT-d04r03-LTLCardinality-13 19523312 m, 130526 m/sec, 51561261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 155/1299 139/2000 Echo-PT-d04r03-LTLCardinality-13 20168921 m, 129121 m/sec, 53291639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 160/1299 144/2000 Echo-PT-d04r03-LTLCardinality-13 20819946 m, 130205 m/sec, 54991571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 165/1299 148/2000 Echo-PT-d04r03-LTLCardinality-13 21456400 m, 127290 m/sec, 56701513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 170/1299 153/2000 Echo-PT-d04r03-LTLCardinality-13 22105764 m, 129872 m/sec, 58406880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 175/1299 157/2000 Echo-PT-d04r03-LTLCardinality-13 22742529 m, 127353 m/sec, 60123123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 180/1299 161/2000 Echo-PT-d04r03-LTLCardinality-13 23393290 m, 130152 m/sec, 61842374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 185/1299 166/2000 Echo-PT-d04r03-LTLCardinality-13 24037481 m, 128838 m/sec, 63547810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 190/1299 170/2000 Echo-PT-d04r03-LTLCardinality-13 24678091 m, 128122 m/sec, 65225755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 195/1299 175/2000 Echo-PT-d04r03-LTLCardinality-13 25330668 m, 130515 m/sec, 66951426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 200/1299 179/2000 Echo-PT-d04r03-LTLCardinality-13 25970570 m, 127980 m/sec, 68646582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 205/1299 184/2000 Echo-PT-d04r03-LTLCardinality-13 26612712 m, 128428 m/sec, 70340562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 210/1299 188/2000 Echo-PT-d04r03-LTLCardinality-13 27244123 m, 126282 m/sec, 72036105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 215/1299 192/2000 Echo-PT-d04r03-LTLCardinality-13 27888013 m, 128778 m/sec, 73703429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 220/1299 197/2000 Echo-PT-d04r03-LTLCardinality-13 28534081 m, 129213 m/sec, 75432696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 225/1299 201/2000 Echo-PT-d04r03-LTLCardinality-13 29142196 m, 121623 m/sec, 77144615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 230/1299 205/2000 Echo-PT-d04r03-LTLCardinality-13 29760695 m, 123699 m/sec, 78865051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 235/1299 209/2000 Echo-PT-d04r03-LTLCardinality-13 30368058 m, 121472 m/sec, 80571836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 240/1299 214/2000 Echo-PT-d04r03-LTLCardinality-13 31021163 m, 130621 m/sec, 82306241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 245/1299 218/2000 Echo-PT-d04r03-LTLCardinality-13 31663850 m, 128537 m/sec, 84036895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 250/1299 223/2000 Echo-PT-d04r03-LTLCardinality-13 32314019 m, 130033 m/sec, 85735913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 255/1299 227/2000 Echo-PT-d04r03-LTLCardinality-13 32943387 m, 125873 m/sec, 87433130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 260/1299 232/2000 Echo-PT-d04r03-LTLCardinality-13 33587594 m, 128841 m/sec, 89132459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 265/1299 236/2000 Echo-PT-d04r03-LTLCardinality-13 34217824 m, 126046 m/sec, 90837796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 270/1299 240/2000 Echo-PT-d04r03-LTLCardinality-13 34855095 m, 127454 m/sec, 92527620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 275/1299 245/2000 Echo-PT-d04r03-LTLCardinality-13 35484018 m, 125784 m/sec, 94196130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 280/1299 249/2000 Echo-PT-d04r03-LTLCardinality-13 36106304 m, 124457 m/sec, 95834754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 285/1299 253/2000 Echo-PT-d04r03-LTLCardinality-13 36749184 m, 128576 m/sec, 97541885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 290/1299 258/2000 Echo-PT-d04r03-LTLCardinality-13 37386982 m, 127559 m/sec, 99236994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 295/1299 262/2000 Echo-PT-d04r03-LTLCardinality-13 38022484 m, 127100 m/sec, 100920486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 300/1299 266/2000 Echo-PT-d04r03-LTLCardinality-13 38643870 m, 124277 m/sec, 102596798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 305/1299 271/2000 Echo-PT-d04r03-LTLCardinality-13 39284143 m, 128054 m/sec, 104258335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 310/1299 275/2000 Echo-PT-d04r03-LTLCardinality-13 39915598 m, 126291 m/sec, 105957406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 315/1299 279/2000 Echo-PT-d04r03-LTLCardinality-13 40544835 m, 125847 m/sec, 107656020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 320/1299 284/2000 Echo-PT-d04r03-LTLCardinality-13 41183217 m, 127676 m/sec, 109321664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 325/1299 288/2000 Echo-PT-d04r03-LTLCardinality-13 41804953 m, 124347 m/sec, 110984012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 330/1299 292/2000 Echo-PT-d04r03-LTLCardinality-13 42447025 m, 128414 m/sec, 112699691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 335/1299 297/2000 Echo-PT-d04r03-LTLCardinality-13 43090590 m, 128713 m/sec, 114440549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 340/1299 301/2000 Echo-PT-d04r03-LTLCardinality-13 43719791 m, 125840 m/sec, 116163624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 345/1299 305/2000 Echo-PT-d04r03-LTLCardinality-13 44311347 m, 118311 m/sec, 117881713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 350/1299 310/2000 Echo-PT-d04r03-LTLCardinality-13 44941171 m, 125964 m/sec, 119579560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 355/1299 314/2000 Echo-PT-d04r03-LTLCardinality-13 45570522 m, 125870 m/sec, 121274682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 360/1299 318/2000 Echo-PT-d04r03-LTLCardinality-13 46208064 m, 127508 m/sec, 122971952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 657
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 365/1299 323/2000 Echo-PT-d04r03-LTLCardinality-13 46851986 m, 128784 m/sec, 124656047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 370/1299 327/2000 Echo-PT-d04r03-LTLCardinality-13 47475642 m, 124731 m/sec, 126308094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 375/1299 331/2000 Echo-PT-d04r03-LTLCardinality-13 48114187 m, 127709 m/sec, 128000634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 380/1299 336/2000 Echo-PT-d04r03-LTLCardinality-13 48745101 m, 126182 m/sec, 129674496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 385/1299 340/2000 Echo-PT-d04r03-LTLCardinality-13 49375925 m, 126164 m/sec, 131344863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 390/1299 344/2000 Echo-PT-d04r03-LTLCardinality-13 49993249 m, 123464 m/sec, 133002396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 395/1299 349/2000 Echo-PT-d04r03-LTLCardinality-13 50620997 m, 125549 m/sec, 134629697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 400/1299 353/2000 Echo-PT-d04r03-LTLCardinality-13 51250063 m, 125813 m/sec, 136302577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 405/1299 357/2000 Echo-PT-d04r03-LTLCardinality-13 51877080 m, 125403 m/sec, 137980110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 410/1299 362/2000 Echo-PT-d04r03-LTLCardinality-13 52514172 m, 127418 m/sec, 139641206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 415/1299 366/2000 Echo-PT-d04r03-LTLCardinality-13 53130792 m, 123324 m/sec, 141306508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 420/1299 370/2000 Echo-PT-d04r03-LTLCardinality-13 53761788 m, 126199 m/sec, 142957044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 425/1299 375/2000 Echo-PT-d04r03-LTLCardinality-13 54385803 m, 124803 m/sec, 144625043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 430/1299 379/2000 Echo-PT-d04r03-LTLCardinality-13 55006181 m, 124075 m/sec, 146295169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 718
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 435/1299 383/2000 Echo-PT-d04r03-LTLCardinality-13 55643754 m, 127514 m/sec, 147951935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 440/1299 387/2000 Echo-PT-d04r03-LTLCardinality-13 56260432 m, 123335 m/sec, 149590968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 726
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 445/1299 392/2000 Echo-PT-d04r03-LTLCardinality-13 56895953 m, 127104 m/sec, 151281894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 731
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 450/1299 396/2000 Echo-PT-d04r03-LTLCardinality-13 57535030 m, 127815 m/sec, 153001497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 455/1299 400/2000 Echo-PT-d04r03-LTLCardinality-13 58143867 m, 121767 m/sec, 154671608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 460/1299 404/2000 Echo-PT-d04r03-LTLCardinality-13 58729130 m, 117052 m/sec, 156356423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 743
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 465/1299 409/2000 Echo-PT-d04r03-LTLCardinality-13 59348743 m, 123922 m/sec, 158045867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 748
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 470/1299 413/2000 Echo-PT-d04r03-LTLCardinality-13 59978937 m, 126038 m/sec, 159734288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 475/1299 417/2000 Echo-PT-d04r03-LTLCardinality-13 60602241 m, 124660 m/sec, 161414242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 756
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 480/1299 422/2000 Echo-PT-d04r03-LTLCardinality-13 61246150 m, 128781 m/sec, 163093497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 761
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 485/1299 426/2000 Echo-PT-d04r03-LTLCardinality-13 61872322 m, 125234 m/sec, 164750375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 765
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 490/1299 431/2000 Echo-PT-d04r03-LTLCardinality-13 62526482 m, 130832 m/sec, 166457814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 770
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 495/1299 435/2000 Echo-PT-d04r03-LTLCardinality-13 63133770 m, 121457 m/sec, 168049609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 774
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 500/1299 439/2000 Echo-PT-d04r03-LTLCardinality-13 63729358 m, 119117 m/sec, 169610637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 778
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-06: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d04r03-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-14: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d04r03-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d04r03-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 518/1299 439/2000 Echo-PT-d04r03-LTLCardinality-13 63753294 m, 4787 m/sec, 169674437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 778
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d04r03"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Echo-PT-d04r03, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267400131"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d04r03.tgz
mv Echo-PT-d04r03 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;