MCC'2024- Execution of r159-smll-171636267300114

About the Execution of LoLA for Echo-PT-d03r05

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16206.867	1794467.00	3676953.00	7220.90	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267300114.qcow2',
Waiting for the VM to be ready (probing ssh)
...........................................................
.....................................
===========================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Echo-PT-d03r05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267300114
===========================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesD
-rw-r--r-- 1 mcc users 5.9K May 18 16:42 GenericPropertiesV
-rw-r--r-- 1 mcc users 3.8K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 19 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 04:45 ReachabilityCardin
-rw-r--r-- 1 mcc users 160K Apr 12 04:45 ReachabilityCardin
-rw-r--r-- 1 mcc users 7.1K Apr 12 04:44 ReachabilityFireab
-rw-r--r-- 1 mcc users 59K Apr 12 04:44 ReachabilityFireab
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 716K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-00
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-01
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-02
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-03
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-04
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-05
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-06
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-07
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-08
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-09
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-10
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2024-11
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2023-12
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2023-13
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2023-14
FORMULA_NAME Echo-PT-d03r05-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717047224381

BK_STOP 1717049018848

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds
[[35mlola[0m][W] [1m[33munknown unit in memory
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition
[[35mlola[0m][I] closed [1m[34mnet[0m file
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformul
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL)
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type FNDP)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type FNDP)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 64 (type EQUN)
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN)
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 68 (type EQUN)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 2/223
[[35mlola[0m][.] 70 EF STEQ 1/3579
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 64 (type EQUN)
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 70 (type EQUN)
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 7/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 12/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 17/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 22/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 27/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 32/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 37/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 42/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 47/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 52/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 57/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 62/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 67/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 72/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 77/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 82/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 87/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 92/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 97/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 102/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 107/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 112/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 117/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 122/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 127/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 132/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 137/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 142/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 147/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 152/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 157/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 162/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 167/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 172/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 177/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 182/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 187/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 192/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 197/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 202/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 207/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 212/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 217/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 222/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL)
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL)
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL)
[[35mlola[0m][I] time limit : 3353 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 5/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 10/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 15/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 20/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 25/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 30/223
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 36 (type EXCL)
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL)
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 5/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 10/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 15/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 20/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 25/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 30/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 35/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 40/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 45/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 50/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 55/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 60/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 65/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 70/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 75/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 80/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 85/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 90/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 95/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 100/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 105/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 110/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 115/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 120/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 125/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 130/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 135/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 140/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 145/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 150/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 155/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 160/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 165/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 170/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 175/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 180/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 185/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 190/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 195/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 200/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 205/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 210/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 215/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 220/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 225/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 230/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 51 CTL EXCL 235/237
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL)
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL)
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL)
[[35mlola[0m][I] time limit : 3078 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 5/236
[[35mlola[0m][.] 51 CTL EXCL 5/3078
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 10/236
[[35mlola[0m][.] 51 CTL EXCL 10/219
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 15/236
[[35mlola[0m][.] 51 CTL EXCL 15/219
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 20/236
[[35mlola[0m][.] 51 CTL EXCL 20/219
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 25/236
[[35mlola[0m][.] 51 CTL EXCL 25/219
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 30/236
[[35mlola[0m][.] 51 CTL EXCL 30/219
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 35/236
[[35mlola[0m][.] 51 CTL EXCL 35/219
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL)
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 40/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 45/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 50/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 55/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 60/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 65/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 70/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 75/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 80/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 85/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 90/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 95/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 100/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 105/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 110/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 115/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 120/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 125/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 130/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 135/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 140/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 145/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 150/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 155/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 160/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 165/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 170/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 175/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 180/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 185/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 190/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 195/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 200/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 205/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 210/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 215/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 220/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 225/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 230/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 235/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL)
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL)
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL)
[[35mlola[0m][I] time limit : 2838 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 260
[[35mlola[0m][I] fired transitions : 511
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 4/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 9/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 14/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 19/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 24/236
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 42 (type EXCL)
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL)
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL)
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 276
[[35mlola[0m][I] fired transitions : 565
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL)
[[35mlola[0m][I] time limit : 280 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 250
[[35mlola[0m][I] fired transitions : 499
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for
[[35mlola[0m][I] time limit : 312 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 5/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 10/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 15/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 20/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 25/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 30/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 35/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 40/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 45/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 50/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 55/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 60/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 65/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 70/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 75/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 80/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 85/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 90/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 95/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 100/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 105/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 110/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 115/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 120/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 125/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 130/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 135/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 140/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 145/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 150/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 155/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 160/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 165/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 170/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 175/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 180/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 185/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 190/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 195/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 200/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 205/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 210/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 215/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 220/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 225/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 230/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 235/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 240/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 245/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 250/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 255/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 260/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 265/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 270/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 275/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 280/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 285/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 290/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 295/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 300/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 305/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 310/312
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL)
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for
[[35mlola[0m][I] time limit : 311 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for
[[35mlola[0m][I] time limit : 2493 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 5/311
[[35mlola[0m][.] 7 CTL EXCL 4/2493
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs.
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 10/311
[[35mlola[0m][.] 7 CTL EXCL 9/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs.
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 15/311
[[35mlola[0m][.] 7 CTL EXCL 14/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs.
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 20/311
[[35mlola[0m][.] 7 CTL EXCL 19/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs.
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 25/311
[[35mlola[0m][.] 7 CTL EXCL 24/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs.
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL)
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 30/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs.
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 35/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 40/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 45/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 50/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 55/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 60/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 65/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 70/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 75/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 80/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 85/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 90/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 95/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 100/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 105/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 110/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 115/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 120/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 125/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 130/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 135/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 140/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 145/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 150/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 155/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 160/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 165/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 170/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 175/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 180/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 185/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 190/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 195/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 201/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 206/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 211/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 216/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 221/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 226/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 231/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 236/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 241/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 246/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 251/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 256/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 261/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 266/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 271/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 276/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 281/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 286/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 291/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 296/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 301/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 306/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 311/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL)
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for
[[35mlola[0m][I] time limit : 311 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for
[[35mlola[0m][I] time limit : 2177 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL)
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 250
[[35mlola[0m][I] fired transitions : 499
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 5/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 10/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 15/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 20/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 25/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 30/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 35/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 40/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 45/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 4 CTL EXCL 50/311
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL)
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL)
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 250
[[35mlola[0m][I] fired transitions : 249
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL)
[[35mlola[0m][I] time limit : 424 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 250
[[35mlola[0m][I] fired transitions : 249
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL)
[[35mlola[0m][I] time limit : 530 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 5/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 10/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 15/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 20/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 25/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 30/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 35/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 40/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 45/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 50/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 55/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 60/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 65/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 70/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 75/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 80/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 85/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 90/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 95/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 100/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 105/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 110/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 115/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 120/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 125/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 130/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 135/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 140/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 145/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 150/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 155/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 160/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 165/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 170/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 175/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 180/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 185/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 190/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 195/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 200/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-06:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-07:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-09:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-11:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-14:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 27 CTL EXCL 205/530
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs.
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-00:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-04:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[31mEcho-PT-d03r05-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-12:
[[35mlola[0m][.] [1m[32mEcho-PT-d03r05-CTLFireability-2023-13:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-01:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-02:
[[35mlola[0m][.] Echo-PT-d03r05-CTLFireability-2024-03:

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. ========== ========== efinition.xml erdict.xml ality.txt ality.xml ility.txt ility.xml template) text file) at most ([1m[36m--timelimit[0m) specification: using default[0m [4m[34mmodel.pnml[0m 0m) net [4m[34mmodel.pnml[0m a[0m) from [4m[34mCTLFireability.xml[0m places removed for 35 Echo-PT-d03r05-CTLFireability-2024-09 for 18 Echo-PT-d03r05-CTLFireability-2024-06 for 18 Echo-PT-d03r05-CTLFireability-2024-06 for 44 Echo-PT-d03r05-CTLFireability-2023-12 for Echo-PT-d03r05-CTLFireability-2024-06 for Echo-PT-d03r05-CTLFireability-2024-06 (obsolete) for 12 Echo-PT-d03r05-CTLFireability-2024-04 for 47 Echo-PT-d03r05-CTLFireability-2023-13 for Echo-PT-d03r05-CTLFireability-2023-13 for 44 Echo-PT-d03r05-CTLFireability-2023-12 for Echo-PT-d03r05-CTLFireability-2024-04 for Echo-PT-d03r05-CTLFireability-2023-12 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 4 0 0 3 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 1 0 2 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 Echo-PT-d03r05-CTLFireability-2024-09 81211 m, 16242 m/sec, 561123 t fired, . 0/5 Echo-PT-d03r05-CTLFireability-2023-12 sara not yet started (preprocessing). in use: 1 for Echo-PT-d03r05-CTLFireability-2024-06 for Echo-PT-d03r05-CTLFireability-2023-12 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 Echo-PT-d03r05-CTLFireability-2024-09 285377 m, 40833 m/sec, 2146135 t fired, . in use: 2 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 Echo-PT-d03r05-CTLFireability-2024-09 476198 m, 38164 m/sec, 3750295 t fired, . in use: 3 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 Echo-PT-d03r05-CTLFireability-2024-09 658325 m, 36425 m/sec, 5322739 t fired, . in use: 3 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 Echo-PT-d03r05-CTLFireability-2024-09 833006 m, 34936 m/sec, 6854119 t fired, . in use: 4 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 Echo-PT-d03r05-CTLFireability-2024-09 1024912 m, 38381 m/sec, 8478699 t fired, . in use: 5 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 Echo-PT-d03r05-CTLFireability-2024-09 1215320 m, 38081 m/sec, 10118428 t fired, . in use: 6 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 Echo-PT-d03r05-CTLFireability-2024-09 1390456 m, 35027 m/sec, 11649178 t fired, . in use: 7 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 Echo-PT-d03r05-CTLFireability-2024-09 1561400 m, 34188 m/sec, 13270608 t fired, . in use: 7 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 Echo-PT-d03r05-CTLFireability-2024-09 1731701 m, 34060 m/sec, 14894904 t fired, . in use: 8 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 Echo-PT-d03r05-CTLFireability-2024-09 1900458 m, 33751 m/sec, 16516726 t fired, . in use: 9 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 Echo-PT-d03r05-CTLFireability-2024-09 2070355 m, 33979 m/sec, 18162111 t fired, . in use: 10 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 Echo-PT-d03r05-CTLFireability-2024-09 2219709 m, 29870 m/sec, 19613152 t fired, . in use: 10 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 Echo-PT-d03r05-CTLFireability-2024-09 2409178 m, 37893 m/sec, 21227712 t fired, . in use: 11 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 Echo-PT-d03r05-CTLFireability-2024-09 2588252 m, 35814 m/sec, 22843251 t fired, . in use: 12 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2024-09 2755513 m, 33452 m/sec, 24456354 t fired, . in use: 13 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2024-09 2921703 m, 33238 m/sec, 26082441 t fired, . in use: 13 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 Echo-PT-d03r05-CTLFireability-2024-09 3092003 m, 34060 m/sec, 27697998 t fired, . in use: 14 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 Echo-PT-d03r05-CTLFireability-2024-09 3261906 m, 33980 m/sec, 29322828 t fired, . in use: 15 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 Echo-PT-d03r05-CTLFireability-2024-09 3440099 m, 35638 m/sec, 30952765 t fired, . in use: 16 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 Echo-PT-d03r05-CTLFireability-2024-09 3624843 m, 36948 m/sec, 32580614 t fired, . in use: 17 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 Echo-PT-d03r05-CTLFireability-2024-09 3795765 m, 34184 m/sec, 34207532 t fired, . in use: 17 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 Echo-PT-d03r05-CTLFireability-2024-09 3963419 m, 33530 m/sec, 35829485 t fired, . in use: 18 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 Echo-PT-d03r05-CTLFireability-2024-09 4136722 m, 34660 m/sec, 37458815 t fired, . in use: 19 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 Echo-PT-d03r05-CTLFireability-2024-09 4307683 m, 34192 m/sec, 39090084 t fired, . in use: 20 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 Echo-PT-d03r05-CTLFireability-2024-09 4469877 m, 32438 m/sec, 40716786 t fired, . in use: 20 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2024-09 4614810 m, 28986 m/sec, 42247126 t fired, . in use: 21 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2024-09 4769252 m, 30888 m/sec, 43866680 t fired, . in use: 22 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2024-09 4923154 m, 30780 m/sec, 45497144 t fired, . in use: 22 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 Echo-PT-d03r05-CTLFireability-2024-09 5085999 m, 32569 m/sec, 47125822 t fired, . in use: 23 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2024-09 5253855 m, 33571 m/sec, 48753217 t fired, . in use: 24 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2024-09 5407237 m, 30676 m/sec, 50373689 t fired, . in use: 24 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 Echo-PT-d03r05-CTLFireability-2024-09 5561342 m, 30821 m/sec, 51993741 t fired, . in use: 25 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 Echo-PT-d03r05-CTLFireability-2024-09 5715628 m, 30857 m/sec, 53621015 t fired, . in use: 26 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 27/2000 Echo-PT-d03r05-CTLFireability-2024-09 5877254 m, 32325 m/sec, 55249812 t fired, . in use: 27 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 27/2000 Echo-PT-d03r05-CTLFireability-2024-09 6066720 m, 37893 m/sec, 56888454 t fired, . in use: 27 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 28/2000 Echo-PT-d03r05-CTLFireability-2024-09 6239310 m, 34518 m/sec, 58523018 t fired, . in use: 28 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 29/2000 Echo-PT-d03r05-CTLFireability-2024-09 6410306 m, 34199 m/sec, 60150888 t fired, . in use: 29 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 30/2000 Echo-PT-d03r05-CTLFireability-2024-09 6579699 m, 33878 m/sec, 61785974 t fired, . in use: 30 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 30/2000 Echo-PT-d03r05-CTLFireability-2024-09 6753355 m, 34731 m/sec, 63419524 t fired, . in use: 30 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 Echo-PT-d03r05-CTLFireability-2024-09 6921154 m, 33559 m/sec, 65045956 t fired, . in use: 31 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 32/2000 Echo-PT-d03r05-CTLFireability-2024-09 7074492 m, 30667 m/sec, 66664862 t fired, . in use: 32 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 33/2000 Echo-PT-d03r05-CTLFireability-2024-09 7226743 m, 30450 m/sec, 68269222 t fired, . in use: 33 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 33/2000 Echo-PT-d03r05-CTLFireability-2024-09 7373846 m, 29420 m/sec, 69815424 t fired, . in use: 33 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 34/2000 Echo-PT-d03r05-CTLFireability-2024-09 7517370 m, 28704 m/sec, 71341566 t fired, . in use: 34 for Echo-PT-d03r05-CTLFireability-2024-09 (local timeout) CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 EXEF 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m in use: 35 for 47 Echo-PT-d03r05-CTLFireability-2023-13 for 35 Echo-PT-d03r05-CTLFireability-2024-09 for Echo-PT-d03r05-CTLFireability-2023-13 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 1/5 Echo-PT-d03r05-CTLFireability-2024-09 199420 m, -1463590 m/sec, 1456498 t fired, . in use: 36 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/5 Echo-PT-d03r05-CTLFireability-2024-09 391642 m, 38444 m/sec, 3028515 t fired, . in use: 37 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/5 Echo-PT-d03r05-CTLFireability-2024-09 575214 m, 36714 m/sec, 4628877 t fired, . in use: 38 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/5 Echo-PT-d03r05-CTLFireability-2024-09 761986 m, 37354 m/sec, 6215974 t fired, . in use: 39 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/5 Echo-PT-d03r05-CTLFireability-2024-09 946702 m, 36943 m/sec, 7810970 t fired, . in use: 40 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/5 Echo-PT-d03r05-CTLFireability-2024-09 1129380 m, 36535 m/sec, 9401515 t fired, . in use: 40 for Echo-PT-d03r05-CTLFireability-2024-09 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m in use: 40 for 50 Echo-PT-d03r05-CTLFireability-2023-14 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 Echo-PT-d03r05-CTLFireability-2023-14 172356 m, 34471 m/sec, 1115859 t fired, . in use: 40 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 Echo-PT-d03r05-CTLFireability-2023-14 334134 m, 32355 m/sec, 2261885 t fired, . in use: 40 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 Echo-PT-d03r05-CTLFireability-2023-14 479313 m, 29035 m/sec, 3421216 t fired, . in use: 40 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 Echo-PT-d03r05-CTLFireability-2023-14 619255 m, 27988 m/sec, 4504234 t fired, . in use: 40 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 Echo-PT-d03r05-CTLFireability-2023-14 761691 m, 28487 m/sec, 5648828 t fired, . in use: 40 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 Echo-PT-d03r05-CTLFireability-2023-14 908159 m, 29293 m/sec, 6778107 t fired, . in use: 40 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 Echo-PT-d03r05-CTLFireability-2023-14 1049214 m, 28211 m/sec, 7923074 t fired, . in use: 40 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 Echo-PT-d03r05-CTLFireability-2023-14 1200288 m, 30214 m/sec, 9062852 t fired, . in use: 41 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 Echo-PT-d03r05-CTLFireability-2023-14 1342805 m, 28503 m/sec, 10215282 t fired, . in use: 41 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 Echo-PT-d03r05-CTLFireability-2023-14 1482595 m, 27958 m/sec, 11361573 t fired, . in use: 42 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 Echo-PT-d03r05-CTLFireability-2023-14 1608600 m, 25201 m/sec, 12523495 t fired, . in use: 43 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 Echo-PT-d03r05-CTLFireability-2023-14 1741437 m, 26567 m/sec, 13666818 t fired, . in use: 43 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 Echo-PT-d03r05-CTLFireability-2023-14 1868767 m, 25466 m/sec, 14813662 t fired, . in use: 44 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 Echo-PT-d03r05-CTLFireability-2023-14 2000331 m, 26312 m/sec, 15961079 t fired, . in use: 44 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 Echo-PT-d03r05-CTLFireability-2023-14 2130382 m, 26010 m/sec, 17124037 t fired, . in use: 45 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 Echo-PT-d03r05-CTLFireability-2023-14 2264218 m, 26767 m/sec, 18276518 t fired, . in use: 46 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 Echo-PT-d03r05-CTLFireability-2023-14 2410576 m, 29271 m/sec, 19421882 t fired, . in use: 46 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 Echo-PT-d03r05-CTLFireability-2023-14 2551950 m, 28274 m/sec, 20568140 t fired, . in use: 47 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 Echo-PT-d03r05-CTLFireability-2023-14 2681980 m, 26006 m/sec, 21726164 t fired, . in use: 47 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2023-14 2809504 m, 25504 m/sec, 22870095 t fired, . in use: 48 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2023-14 2939136 m, 25926 m/sec, 24004770 t fired, . in use: 48 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 Echo-PT-d03r05-CTLFireability-2023-14 3063817 m, 24936 m/sec, 25154027 t fired, . in use: 49 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 Echo-PT-d03r05-CTLFireability-2023-14 3193648 m, 25966 m/sec, 26261001 t fired, . in use: 50 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 Echo-PT-d03r05-CTLFireability-2023-14 3320180 m, 25306 m/sec, 27404707 t fired, . in use: 50 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 Echo-PT-d03r05-CTLFireability-2023-14 3467753 m, 29514 m/sec, 28561715 t fired, . in use: 51 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 Echo-PT-d03r05-CTLFireability-2023-14 3610678 m, 28585 m/sec, 29719132 t fired, . in use: 51 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 Echo-PT-d03r05-CTLFireability-2023-14 3740754 m, 26015 m/sec, 30885820 t fired, . in use: 52 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 Echo-PT-d03r05-CTLFireability-2023-14 3873592 m, 26567 m/sec, 32038841 t fired, . in use: 53 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 Echo-PT-d03r05-CTLFireability-2023-14 3999050 m, 25091 m/sec, 33137334 t fired, . in use: 53 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 Echo-PT-d03r05-CTLFireability-2023-14 4129002 m, 25990 m/sec, 34297731 t fired, . in use: 54 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 Echo-PT-d03r05-CTLFireability-2023-14 4264843 m, 27168 m/sec, 35460364 t fired, . in use: 54 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 Echo-PT-d03r05-CTLFireability-2023-14 4393309 m, 25693 m/sec, 36626720 t fired, . in use: 55 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 Echo-PT-d03r05-CTLFireability-2023-14 4514393 m, 24216 m/sec, 37788600 t fired, . in use: 55 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2023-14 4633626 m, 23846 m/sec, 38948237 t fired, . in use: 56 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2023-14 4749496 m, 23174 m/sec, 40107047 t fired, . in use: 57 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2023-14 4871020 m, 24304 m/sec, 41264544 t fired, . in use: 57 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 Echo-PT-d03r05-CTLFireability-2023-14 4987280 m, 23252 m/sec, 42427959 t fired, . in use: 58 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 Echo-PT-d03r05-CTLFireability-2023-14 5117849 m, 26113 m/sec, 43585878 t fired, . in use: 58 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2023-14 5246898 m, 25809 m/sec, 44739710 t fired, . in use: 59 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2023-14 5364894 m, 23599 m/sec, 45898886 t fired, . in use: 59 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 Echo-PT-d03r05-CTLFireability-2023-14 5483828 m, 23786 m/sec, 47046759 t fired, . in use: 60 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 Echo-PT-d03r05-CTLFireability-2023-14 5598878 m, 23010 m/sec, 48194024 t fired, . in use: 60 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 Echo-PT-d03r05-CTLFireability-2023-14 5718755 m, 23975 m/sec, 49341722 t fired, . in use: 61 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 Echo-PT-d03r05-CTLFireability-2023-14 5834429 m, 23134 m/sec, 50508930 t fired, . in use: 61 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 27/2000 Echo-PT-d03r05-CTLFireability-2023-14 5982862 m, 29686 m/sec, 51655224 t fired, . in use: 62 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 28/2000 Echo-PT-d03r05-CTLFireability-2023-14 6123196 m, 28066 m/sec, 52799402 t fired, . in use: 63 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 28/2000 Echo-PT-d03r05-CTLFireability-2023-14 6250929 m, 25546 m/sec, 53954161 t fired, . in use: 63 for Echo-PT-d03r05-CTLFireability-2023-14 (local timeout) CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 1 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m in use: 64 for 41 Echo-PT-d03r05-CTLFireability-2024-11 for 50 Echo-PT-d03r05-CTLFireability-2023-14 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 Echo-PT-d03r05-CTLFireability-2024-11 234938 m, 46987 m/sec, 1561574 t fired, . 1/5 Echo-PT-d03r05-CTLFireability-2023-14 166783 m, -1216829 m/sec, 1076970 t fired, . in use: 68 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 Echo-PT-d03r05-CTLFireability-2024-11 436585 m, 40329 m/sec, 3077433 t fired, . 2/5 Echo-PT-d03r05-CTLFireability-2023-14 316261 m, 29895 m/sec, 2137828 t fired, . in use: 70 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 Echo-PT-d03r05-CTLFireability-2024-11 638782 m, 40439 m/sec, 4654594 t fired, . 3/5 Echo-PT-d03r05-CTLFireability-2023-14 459262 m, 28600 m/sec, 3255546 t fired, . in use: 72 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 Echo-PT-d03r05-CTLFireability-2024-11 831900 m, 38623 m/sec, 6219182 t fired, . 3/5 Echo-PT-d03r05-CTLFireability-2023-14 600586 m, 28264 m/sec, 4366845 t fired, . in use: 74 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 Echo-PT-d03r05-CTLFireability-2024-11 1034696 m, 40559 m/sec, 7792467 t fired, . 4/5 Echo-PT-d03r05-CTLFireability-2023-14 740700 m, 28022 m/sec, 5468550 t fired, . in use: 76 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 Echo-PT-d03r05-CTLFireability-2024-11 1236351 m, 40331 m/sec, 9347923 t fired, . 4/5 Echo-PT-d03r05-CTLFireability-2023-14 880339 m, 27927 m/sec, 6563686 t fired, . in use: 78 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 Echo-PT-d03r05-CTLFireability-2024-11 1428758 m, 38481 m/sec, 10910175 t fired, . 5/5 Echo-PT-d03r05-CTLFireability-2023-14 1020581 m, 28048 m/sec, 7671100 t fired, . in use: 80 for Echo-PT-d03r05-CTLFireability-2023-14 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 Echo-PT-d03r05-CTLFireability-2024-11 1604858 m, 35220 m/sec, 12487422 t fired, . in use: 81 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 Echo-PT-d03r05-CTLFireability-2024-11 1793848 m, 37798 m/sec, 14125792 t fired, . in use: 81 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 Echo-PT-d03r05-CTLFireability-2024-11 1975393 m, 36309 m/sec, 15762542 t fired, . in use: 81 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 Echo-PT-d03r05-CTLFireability-2024-11 2159463 m, 36814 m/sec, 17407105 t fired, . in use: 81 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 Echo-PT-d03r05-CTLFireability-2024-11 2361491 m, 40405 m/sec, 19034727 t fired, . in use: 82 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 Echo-PT-d03r05-CTLFireability-2024-11 2564826 m, 40667 m/sec, 20677693 t fired, . in use: 83 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2024-11 2746442 m, 36323 m/sec, 22314790 t fired, . in use: 85 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2024-11 2932058 m, 37123 m/sec, 23947081 t fired, . in use: 85 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 Echo-PT-d03r05-CTLFireability-2024-11 3117471 m, 37082 m/sec, 25578026 t fired, . in use: 87 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 Echo-PT-d03r05-CTLFireability-2024-11 3298955 m, 36296 m/sec, 27213651 t fired, . in use: 88 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 Echo-PT-d03r05-CTLFireability-2024-11 3501979 m, 40604 m/sec, 28847839 t fired, . in use: 90 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 Echo-PT-d03r05-CTLFireability-2024-11 3695897 m, 38783 m/sec, 30483283 t fired, . in use: 91 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 Echo-PT-d03r05-CTLFireability-2024-11 3882866 m, 37393 m/sec, 32120595 t fired, . in use: 93 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 Echo-PT-d03r05-CTLFireability-2024-11 4069185 m, 37263 m/sec, 33759967 t fired, . in use: 93 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 Echo-PT-d03r05-CTLFireability-2024-11 4238542 m, 33871 m/sec, 35227966 t fired, . in use: 95 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 Echo-PT-d03r05-CTLFireability-2024-11 4408170 m, 33925 m/sec, 36755366 t fired, . in use: 96 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2024-11 4568912 m, 32148 m/sec, 38335730 t fired, . in use: 98 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2024-11 4723859 m, 30989 m/sec, 39838491 t fired, . in use: 98 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2024-11 4868106 m, 28849 m/sec, 41235581 t fired, . in use: 100 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 Echo-PT-d03r05-CTLFireability-2024-11 5020740 m, 30526 m/sec, 42745606 t fired, . in use: 102 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 Echo-PT-d03r05-CTLFireability-2024-11 5184017 m, 32655 m/sec, 44173552 t fired, . in use: 102 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2024-11 5342053 m, 31607 m/sec, 45669068 t fired, . in use: 104 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 Echo-PT-d03r05-CTLFireability-2024-11 5492784 m, 30146 m/sec, 47130315 t fired, . in use: 105 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 Echo-PT-d03r05-CTLFireability-2024-11 5646408 m, 30724 m/sec, 48661848 t fired, . in use: 107 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 Echo-PT-d03r05-CTLFireability-2024-11 5795521 m, 29822 m/sec, 50121628 t fired, . in use: 107 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 27/2000 Echo-PT-d03r05-CTLFireability-2024-11 5970089 m, 34913 m/sec, 51555094 t fired, . in use: 109 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 28/2000 Echo-PT-d03r05-CTLFireability-2024-11 6162215 m, 38425 m/sec, 53159833 t fired, . in use: 110 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 29/2000 Echo-PT-d03r05-CTLFireability-2024-11 6327283 m, 33013 m/sec, 54591904 t fired, . in use: 112 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 29/2000 Echo-PT-d03r05-CTLFireability-2024-11 6487013 m, 31946 m/sec, 56018285 t fired, . in use: 112 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 30/2000 Echo-PT-d03r05-CTLFireability-2024-11 6660762 m, 34749 m/sec, 57548896 t fired, . in use: 114 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 Echo-PT-d03r05-CTLFireability-2024-11 6825595 m, 32966 m/sec, 58984756 t fired, . in use: 115 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 Echo-PT-d03r05-CTLFireability-2024-11 6978718 m, 30624 m/sec, 60400971 t fired, . in use: 116 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 32/2000 Echo-PT-d03r05-CTLFireability-2024-11 7135761 m, 31408 m/sec, 61940060 t fired, . in use: 118 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 33/2000 Echo-PT-d03r05-CTLFireability-2024-11 7280958 m, 29039 m/sec, 63380053 t fired, . in use: 119 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 33/2000 Echo-PT-d03r05-CTLFireability-2024-11 7438038 m, 31416 m/sec, 64904223 t fired, . in use: 120 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 34/2000 Echo-PT-d03r05-CTLFireability-2024-11 7601883 m, 32769 m/sec, 66402750 t fired, . in use: 122 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 35/2000 Echo-PT-d03r05-CTLFireability-2024-11 7756098 m, 30843 m/sec, 67793840 t fired, . in use: 123 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 36/2000 Echo-PT-d03r05-CTLFireability-2024-11 7901921 m, 29164 m/sec, 69238716 t fired, . in use: 125 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 36/2000 Echo-PT-d03r05-CTLFireability-2024-11 8061300 m, 31875 m/sec, 70785495 t fired, . in use: 125 CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 37/2000 Echo-PT-d03r05-CTLFireability-2024-11 8207321 m, 29204 m/sec, 72200757 t fired, . in use: 127 for Echo-PT-d03r05-CTLFireability-2024-11 (local timeout) CATEGORY VALUE PRODUCED BY[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m in use: 129 for 38 Echo-PT-d03r05-CTLFireability-2024-10 for 41 Echo-PT-d03r05-CTLFireability-2024-11 for Echo-PT-d03r05-CTLFireability-2024-10 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 1/5 Echo-PT-d03r05-CTLFireability-2024-11 215246 m, -1598415 m/sec, 1432802 t fired, . in use: 131 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/5 Echo-PT-d03r05-CTLFireability-2024-11 416133 m, 40177 m/sec, 2913177 t fired, . in use: 132 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/5 Echo-PT-d03r05-CTLFireability-2024-11 600270 m, 36827 m/sec, 4365117 t fired, . in use: 133 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/5 Echo-PT-d03r05-CTLFireability-2024-11 793080 m, 38562 m/sec, 5897773 t fired, . in use: 135 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/5 Echo-PT-d03r05-CTLFireability-2024-11 984780 m, 38340 m/sec, 7393314 t fired, . in use: 136 for Echo-PT-d03r05-CTLFireability-2024-11 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m in use: 137 for 32 Echo-PT-d03r05-CTLFireability-2024-08 for Echo-PT-d03r05-CTLFireability-2024-08 for 15 Echo-PT-d03r05-CTLFireability-2024-05 for Echo-PT-d03r05-CTLFireability-2024-05 6 Echo-PT-d03r05-CTLFireability-2024-02 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 Echo-PT-d03r05-CTLFireability-2024-02 230389 m, 46077 m/sec, 1537466 t fired, . in use: 137 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 Echo-PT-d03r05-CTLFireability-2024-02 425687 m, 39059 m/sec, 3010185 t fired, . in use: 137 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 Echo-PT-d03r05-CTLFireability-2024-02 623750 m, 39612 m/sec, 4557236 t fired, . in use: 137 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 Echo-PT-d03r05-CTLFireability-2024-02 822992 m, 39848 m/sec, 6175440 t fired, . in use: 138 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 Echo-PT-d03r05-CTLFireability-2024-02 1007028 m, 36807 m/sec, 7604928 t fired, . in use: 140 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 Echo-PT-d03r05-CTLFireability-2024-02 1205597 m, 39713 m/sec, 9142035 t fired, . in use: 141 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 Echo-PT-d03r05-CTLFireability-2024-02 1385080 m, 35896 m/sec, 10599699 t fired, . in use: 143 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 Echo-PT-d03r05-CTLFireability-2024-02 1565759 m, 36135 m/sec, 12215860 t fired, . in use: 143 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 Echo-PT-d03r05-CTLFireability-2024-02 1742706 m, 35389 m/sec, 13748981 t fired, . in use: 145 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 Echo-PT-d03r05-CTLFireability-2024-02 1921515 m, 35761 m/sec, 15363174 t fired, . in use: 147 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 Echo-PT-d03r05-CTLFireability-2024-02 2102378 m, 36172 m/sec, 16980131 t fired, . in use: 148 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 Echo-PT-d03r05-CTLFireability-2024-02 2293216 m, 38167 m/sec, 18517352 t fired, . in use: 150 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 Echo-PT-d03r05-CTLFireability-2024-02 2482251 m, 37807 m/sec, 20043724 t fired, . in use: 150 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 Echo-PT-d03r05-CTLFireability-2024-02 2647845 m, 33118 m/sec, 21540402 t fired, . in use: 152 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2024-02 2832468 m, 36924 m/sec, 23152562 t fired, . in use: 153 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 Echo-PT-d03r05-CTLFireability-2024-02 3010329 m, 35572 m/sec, 24740162 t fired, . in use: 155 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 Echo-PT-d03r05-CTLFireability-2024-02 3173930 m, 32720 m/sec, 26205828 t fired, . in use: 155 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 Echo-PT-d03r05-CTLFireability-2024-02 3371208 m, 39455 m/sec, 27813148 t fired, . in use: 157 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 Echo-PT-d03r05-CTLFireability-2024-02 3543341 m, 34426 m/sec, 29235320 t fired, . in use: 158 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 Echo-PT-d03r05-CTLFireability-2024-02 3715495 m, 34430 m/sec, 30743222 t fired, . in use: 160 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 Echo-PT-d03r05-CTLFireability-2024-02 3893975 m, 35696 m/sec, 32318517 t fired, . in use: 162 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 Echo-PT-d03r05-CTLFireability-2024-02 4075152 m, 36235 m/sec, 33927894 t fired, . in use: 162 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 Echo-PT-d03r05-CTLFireability-2024-02 4249749 m, 34919 m/sec, 35462948 t fired, . in use: 164 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 Echo-PT-d03r05-CTLFireability-2024-02 4414292 m, 32908 m/sec, 37058457 t fired, . in use: 165 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2024-02 4567936 m, 30728 m/sec, 38552598 t fired, . in use: 167 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2024-02 4720397 m, 30492 m/sec, 40031749 t fired, . in use: 167 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2024-02 4860480 m, 28016 m/sec, 41429519 t fired, . in use: 169 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 Echo-PT-d03r05-CTLFireability-2024-02 5028238 m, 33551 m/sec, 42906392 t fired, . in use: 170 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 Echo-PT-d03r05-CTLFireability-2024-02 5194053 m, 33163 m/sec, 44464478 t fired, . in use: 171 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2024-02 5352633 m, 31716 m/sec, 46004166 t fired, . in use: 173 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 Echo-PT-d03r05-CTLFireability-2024-02 5508690 m, 31211 m/sec, 47539987 t fired, . in use: 174 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 Echo-PT-d03r05-CTLFireability-2024-02 5665232 m, 31308 m/sec, 49089039 t fired, . in use: 176 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 Echo-PT-d03r05-CTLFireability-2024-02 5869141 m, 40781 m/sec, 50705306 t fired, . in use: 176 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 27/2000 Echo-PT-d03r05-CTLFireability-2024-02 6058569 m, 37885 m/sec, 52351316 t fired, . in use: 178 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 28/2000 Echo-PT-d03r05-CTLFireability-2024-02 6243661 m, 37018 m/sec, 53982355 t fired, . in use: 180 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 29/2000 Echo-PT-d03r05-CTLFireability-2024-02 6431447 m, 37557 m/sec, 55624540 t fired, . in use: 181 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 30/2000 Echo-PT-d03r05-CTLFireability-2024-02 6619319 m, 37574 m/sec, 57265569 t fired, . in use: 183 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 Echo-PT-d03r05-CTLFireability-2024-02 6794071 m, 34950 m/sec, 58896514 t fired, . in use: 184 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 Echo-PT-d03r05-CTLFireability-2024-02 6962286 m, 33643 m/sec, 60528962 t fired, . in use: 185 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 32/2000 Echo-PT-d03r05-CTLFireability-2024-02 7127695 m, 33081 m/sec, 62160483 t fired, . in use: 187 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 33/2000 Echo-PT-d03r05-CTLFireability-2024-02 7292444 m, 32949 m/sec, 63792278 t fired, . in use: 188 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 34/2000 Echo-PT-d03r05-CTLFireability-2024-02 7475205 m, 36552 m/sec, 65399002 t fired, . Pages in use: 190 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 34/2000 Echo-PT-d03r05-CTLFireability-2024-02 7645819 m, 34122 m/sec, 67024856 t fired, . Pages in use: 190 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 35/2000 Echo-PT-d03r05-CTLFireability-2024-02 7810229 m, 32882 m/sec, 68635638 t fired, . Pages in use: 192 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 36/2000 Echo-PT-d03r05-CTLFireability-2024-02 7978002 m, 33554 m/sec, 70259677 t fired, . Pages in use: 193 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 37/2000 Echo-PT-d03r05-CTLFireability-2024-02 8152044 m, 34808 m/sec, 71890175 t fired, . Pages in use: 195 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 37/2000 Echo-PT-d03r05-CTLFireability-2024-02 8358173 m, 41225 m/sec, 73532755 t fired, . Pages in use: 195 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 38/2000 Echo-PT-d03r05-CTLFireability-2024-02 8543969 m, 37159 m/sec, 75176748 t fired, . Pages in use: 197 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 39/2000 Echo-PT-d03r05-CTLFireability-2024-02 8727294 m, 36665 m/sec, 76809923 t fired, . Pages in use: 199 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 40/2000 Echo-PT-d03r05-CTLFireability-2024-02 8913425 m, 37226 m/sec, 78439955 t fired, . Pages in use: 200 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 41/2000 Echo-PT-d03r05-CTLFireability-2024-02 9098015 m, 36918 m/sec, 80052142 t fired, . Pages in use: 202 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 42/2000 Echo-PT-d03r05-CTLFireability-2024-02 9269086 m, 34214 m/sec, 81685412 t fired, . Pages in use: 203 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 42/2000 Echo-PT-d03r05-CTLFireability-2024-02 9435713 m, 33325 m/sec, 83315433 t fired, . Pages in use: 204 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 43/2000 Echo-PT-d03r05-CTLFireability-2024-02 9595925 m, 32042 m/sec, 84865990 t fired, . Pages in use: 205 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 44/2000 Echo-PT-d03r05-CTLFireability-2024-02 9756417 m, 32098 m/sec, 86434049 t fired, . Pages in use: 207 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 44/2000 Echo-PT-d03r05-CTLFireability-2024-02 9937352 m, 36187 m/sec, 88042805 t fired, . Pages in use: 207 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 45/2000 Echo-PT-d03r05-CTLFireability-2024-02 10099999 m, 32529 m/sec, 89615689 t fired, . Pages in use: 209 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 46/2000 Echo-PT-d03r05-CTLFireability-2024-02 10266798 m, 33359 m/sec, 91235112 t fired, . Pages in use: 210 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 47/2000 Echo-PT-d03r05-CTLFireability-2024-02 10434364 m, 33513 m/sec, 92868713 t fired, . Pages in use: 212 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 48/2000 Echo-PT-d03r05-CTLFireability-2024-02 10616076 m, 36342 m/sec, 94491548 t fired, . Pages in use: 214 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 48/2000 Echo-PT-d03r05-CTLFireability-2024-02 10816996 m, 40184 m/sec, 96125436 t fired, . Pages in use: 214 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 49/2000 Echo-PT-d03r05-CTLFireability-2024-02 11005307 m, 37662 m/sec, 97686446 t fired, . Pages in use: 216 for Echo-PT-d03r05-CTLFireability-2024-02 (local timeout) CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m Pages in use: 217 3 Echo-PT-d03r05-CTLFireability-2024-01 6 Echo-PT-d03r05-CTLFireability-2024-02 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 Echo-PT-d03r05-CTLFireability-2024-01 127124 m, 25424 m/sec, 792255 t fired, . 1/5 Echo-PT-d03r05-CTLFireability-2024-02 203621 m, -2160337 m/sec, 1353510 t fired, . Pages in use: 221 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 Echo-PT-d03r05-CTLFireability-2024-01 235606 m, 21696 m/sec, 1566468 t fired, . 2/5 Echo-PT-d03r05-CTLFireability-2024-02 384291 m, 36134 m/sec, 2667066 t fired, . Pages in use: 224 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 Echo-PT-d03r05-CTLFireability-2024-01 338017 m, 20482 m/sec, 2291533 t fired, . 3/5 Echo-PT-d03r05-CTLFireability-2024-02 562094 m, 35560 m/sec, 4105907 t fired, . Pages in use: 227 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 Echo-PT-d03r05-CTLFireability-2024-01 423214 m, 17039 m/sec, 2976159 t fired, . 4/5 Echo-PT-d03r05-CTLFireability-2024-02 756452 m, 38871 m/sec, 5638087 t fired, . Pages in use: 228 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 Echo-PT-d03r05-CTLFireability-2024-01 526751 m, 20707 m/sec, 3803466 t fired, . 5/5 Echo-PT-d03r05-CTLFireability-2024-02 955561 m, 39821 m/sec, 7192977 t fired, . Pages in use: 231 for Echo-PT-d03r05-CTLFireability-2024-02 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 Echo-PT-d03r05-CTLFireability-2024-01 632553 m, 21160 m/sec, 4610245 t fired, . Pages in use: 233 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 Echo-PT-d03r05-CTLFireability-2024-01 730726 m, 19634 m/sec, 5390821 t fired, . Pages in use: 233 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 Echo-PT-d03r05-CTLFireability-2024-01 831708 m, 20196 m/sec, 6217366 t fired, . Pages in use: 233 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 Echo-PT-d03r05-CTLFireability-2024-01 944028 m, 22464 m/sec, 7052099 t fired, . Pages in use: 233 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 Echo-PT-d03r05-CTLFireability-2024-01 1042311 m, 19656 m/sec, 7860930 t fired, . Pages in use: 235 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 Echo-PT-d03r05-CTLFireability-2024-01 1150853 m, 21708 m/sec, 8696546 t fired, . Pages in use: 238 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 Echo-PT-d03r05-CTLFireability-2024-01 1250045 m, 19838 m/sec, 9469084 t fired, . Pages in use: 238 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 Echo-PT-d03r05-CTLFireability-2024-01 1346809 m, 19352 m/sec, 10247406 t fired, . Pages in use: 240 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 Echo-PT-d03r05-CTLFireability-2024-01 1441539 m, 18946 m/sec, 11010541 t fired, . Pages in use: 242 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 Echo-PT-d03r05-CTLFireability-2024-01 1527376 m, 17167 m/sec, 11774774 t fired, . Pages in use: 244 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 Echo-PT-d03r05-CTLFireability-2024-01 1612481 m, 17021 m/sec, 12553599 t fired, . Pages in use: 245 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 Echo-PT-d03r05-CTLFireability-2024-01 1700746 m, 17653 m/sec, 13325411 t fired, . Pages in use: 247 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 Echo-PT-d03r05-CTLFireability-2024-01 1788794 m, 17609 m/sec, 14079017 t fired, . Pages in use: 248 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 Echo-PT-d03r05-CTLFireability-2024-01 1873024 m, 16846 m/sec, 14856925 t fired, . Pages in use: 251 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 Echo-PT-d03r05-CTLFireability-2024-01 1954942 m, 16383 m/sec, 15609118 t fired, . Pages in use: 251 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 Echo-PT-d03r05-CTLFireability-2024-01 2048697 m, 18751 m/sec, 16382366 t fired, . Pages in use: 254 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 Echo-PT-d03r05-CTLFireability-2024-01 2132367 m, 16734 m/sec, 17141936 t fired, . Pages in use: 255 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 Echo-PT-d03r05-CTLFireability-2024-01 2217338 m, 16994 m/sec, 17925306 t fired, . Pages in use: 257 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 Echo-PT-d03r05-CTLFireability-2024-01 2320475 m, 20627 m/sec, 18696288 t fired, . Pages in use: 259 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 Echo-PT-d03r05-CTLFireability-2024-01 2413769 m, 18658 m/sec, 19447924 t fired, . Pages in use: 260 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 Echo-PT-d03r05-CTLFireability-2024-01 2505223 m, 18290 m/sec, 20202237 t fired, . Pages in use: 262 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 Echo-PT-d03r05-CTLFireability-2024-01 2597447 m, 18444 m/sec, 20958404 t fired, . Pages in use: 264 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 Echo-PT-d03r05-CTLFireability-2024-01 2681093 m, 16729 m/sec, 21718085 t fired, . Pages in use: 265 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2024-01 2764131 m, 16607 m/sec, 22473212 t fired, . Pages in use: 267 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2024-01 2851812 m, 17536 m/sec, 23223653 t fired, . Pages in use: 268 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2024-01 2936075 m, 16852 m/sec, 23979712 t fired, . Pages in use: 270 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 Echo-PT-d03r05-CTLFireability-2024-01 3018603 m, 16505 m/sec, 24727957 t fired, . Pages in use: 272 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 Echo-PT-d03r05-CTLFireability-2024-01 3105054 m, 17290 m/sec, 25472208 t fired, . Pages in use: 274 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 Echo-PT-d03r05-CTLFireability-2024-01 3190443 m, 17077 m/sec, 26229546 t fired, . Pages in use: 275 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 Echo-PT-d03r05-CTLFireability-2024-01 3271908 m, 16293 m/sec, 26982750 t fired, . Pages in use: 277 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 Echo-PT-d03r05-CTLFireability-2024-01 3359189 m, 17456 m/sec, 27730085 t fired, . Pages in use: 278 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 Echo-PT-d03r05-CTLFireability-2024-01 3460399 m, 20242 m/sec, 28504253 t fired, . Pages in use: 281 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 Echo-PT-d03r05-CTLFireability-2024-01 3553805 m, 18681 m/sec, 29263563 t fired, . Pages in use: 282 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 Echo-PT-d03r05-CTLFireability-2024-01 3645072 m, 18253 m/sec, 30025306 t fired, . Pages in use: 284 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 Echo-PT-d03r05-CTLFireability-2024-01 3739909 m, 18967 m/sec, 30878166 t fired, . Pages in use: 285 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 Echo-PT-d03r05-CTLFireability-2024-01 3834375 m, 18893 m/sec, 31682023 t fired, . Pages in use: 287 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 Echo-PT-d03r05-CTLFireability-2024-01 3924908 m, 18106 m/sec, 32502905 t fired, . Pages in use: 289 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 Echo-PT-d03r05-CTLFireability-2024-01 4017787 m, 18575 m/sec, 33299268 t fired, . Pages in use: 290 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 Echo-PT-d03r05-CTLFireability-2024-01 4111247 m, 18692 m/sec, 34132284 t fired, . Pages in use: 292 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 Echo-PT-d03r05-CTLFireability-2024-01 4202777 m, 18306 m/sec, 34929734 t fired, . Pages in use: 294 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 Echo-PT-d03r05-CTLFireability-2024-01 4292527 m, 17950 m/sec, 35713528 t fired, . Pages in use: 294 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 Echo-PT-d03r05-CTLFireability-2024-01 4376726 m, 16839 m/sec, 36473744 t fired, . Pages in use: 297 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 Echo-PT-d03r05-CTLFireability-2024-01 4460495 m, 16753 m/sec, 37248607 t fired, . Pages in use: 298 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2024-01 4540346 m, 15970 m/sec, 38058658 t fired, . Pages in use: 301 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2024-01 4626408 m, 17212 m/sec, 38880018 t fired, . Pages in use: 301 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2024-01 4706830 m, 16084 m/sec, 39671390 t fired, . Pages in use: 303 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2024-01 4784375 m, 15509 m/sec, 40444198 t fired, . Pages in use: 305 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2024-01 4865923 m, 16309 m/sec, 41214179 t fired, . Pages in use: 306 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2024-01 4943528 m, 15521 m/sec, 41990854 t fired, . Pages in use: 307 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 Echo-PT-d03r05-CTLFireability-2024-01 5025926 m, 16479 m/sec, 42786332 t fired, . Pages in use: 310 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 Echo-PT-d03r05-CTLFireability-2024-01 5122832 m, 19381 m/sec, 43625717 t fired, . Pages in use: 310 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2024-01 5211800 m, 17793 m/sec, 44427166 t fired, . Pages in use: 312 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2024-01 5298722 m, 17384 m/sec, 45232839 t fired, . Pages in use: 314 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2024-01 5380773 m, 16410 m/sec, 46064031 t fired, . Pages in use: 315 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 Echo-PT-d03r05-CTLFireability-2024-01 5464361 m, 16717 m/sec, 46858193 t fired, . Pages in use: 317 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 Echo-PT-d03r05-CTLFireability-2024-01 5544190 m, 15965 m/sec, 47646104 t fired, . Pages in use: 318 CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 Echo-PT-d03r05-CTLFireability-2024-01 5626155 m, 16393 m/sec, 48470203 t fired, . Pages in use: 320 for Echo-PT-d03r05-CTLFireability-2024-01 (local timeout) CATEGORY VALUE PRODUCED BY[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m Pages in use: 322 0 Echo-PT-d03r05-CTLFireability-2024-00 3 Echo-PT-d03r05-CTLFireability-2024-01 for Echo-PT-d03r05-CTLFireability-2024-00 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 1/5 Echo-PT-d03r05-CTLFireability-2024-01 126118 m, -1100007 m/sec, 784188 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/5 Echo-PT-d03r05-CTLFireability-2024-01 243017 m, 23379 m/sec, 1617189 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/5 Echo-PT-d03r05-CTLFireability-2024-01 358967 m, 23190 m/sec, 2456905 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/5 Echo-PT-d03r05-CTLFireability-2024-01 463127 m, 20832 m/sec, 3285375 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/5 Echo-PT-d03r05-CTLFireability-2024-01 565199 m, 20414 m/sec, 4132482 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/5 Echo-PT-d03r05-CTLFireability-2024-01 677747 m, 22509 m/sec, 4957824 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/5 Echo-PT-d03r05-CTLFireability-2024-01 779612 m, 20373 m/sec, 5795111 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/5 Echo-PT-d03r05-CTLFireability-2024-01 888178 m, 21713 m/sec, 6619817 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/5 Echo-PT-d03r05-CTLFireability-2024-01 995543 m, 21473 m/sec, 7472986 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/5 Echo-PT-d03r05-CTLFireability-2024-01 1098595 m, 20610 m/sec, 8306836 t fired, . Pages in use: 322 for Echo-PT-d03r05-CTLFireability-2024-01 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 2 0 0 0 DISJ 0 1 0 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EFEG 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m Pages in use: 322 for 44 Echo-PT-d03r05-CTLFireability-2023-12 for Echo-PT-d03r05-CTLFireability-2023-12 for 12 Echo-PT-d03r05-CTLFireability-2024-04 for Echo-PT-d03r05-CTLFireability-2024-04 for 18 Echo-PT-d03r05-CTLFireability-2024-06 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 Echo-PT-d03r05-CTLFireability-2024-06 159031 m, 31806 m/sec, 1501776 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 Echo-PT-d03r05-CTLFireability-2024-06 311986 m, 30591 m/sec, 3044393 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 Echo-PT-d03r05-CTLFireability-2024-06 456451 m, 28893 m/sec, 4602713 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 Echo-PT-d03r05-CTLFireability-2024-06 598859 m, 28481 m/sec, 6151876 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 Echo-PT-d03r05-CTLFireability-2024-06 741700 m, 28568 m/sec, 7701815 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 Echo-PT-d03r05-CTLFireability-2024-06 884609 m, 28581 m/sec, 9248066 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 Echo-PT-d03r05-CTLFireability-2024-06 1025903 m, 28258 m/sec, 10792431 t fired, . Pages in use: 322 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 Echo-PT-d03r05-CTLFireability-2024-06 1160582 m, 26935 m/sec, 12244805 t fired, . Pages in use: 324 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 Echo-PT-d03r05-CTLFireability-2024-06 1302282 m, 28340 m/sec, 13788490 t fired, . Pages in use: 326 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 Echo-PT-d03r05-CTLFireability-2024-06 1442166 m, 27976 m/sec, 15342371 t fired, . Pages in use: 327 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 Echo-PT-d03r05-CTLFireability-2024-06 1571279 m, 25822 m/sec, 16881133 t fired, . Pages in use: 329 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 Echo-PT-d03r05-CTLFireability-2024-06 1700009 m, 25746 m/sec, 18420103 t fired, . Pages in use: 331 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 Echo-PT-d03r05-CTLFireability-2024-06 1831381 m, 26274 m/sec, 19966439 t fired, . Pages in use: 334 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 Echo-PT-d03r05-CTLFireability-2024-06 1959086 m, 25541 m/sec, 21515364 t fired, . Pages in use: 334 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 Echo-PT-d03r05-CTLFireability-2024-06 2091643 m, 26511 m/sec, 23065062 t fired, . Pages in use: 337 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 Echo-PT-d03r05-CTLFireability-2024-06 2220065 m, 25684 m/sec, 24612161 t fired, . Pages in use: 337 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 Echo-PT-d03r05-CTLFireability-2024-06 2364591 m, 28905 m/sec, 26156835 t fired, . Pages in use: 339 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 Echo-PT-d03r05-CTLFireability-2024-06 2504484 m, 27978 m/sec, 27708890 t fired, . Pages in use: 342 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 Echo-PT-d03r05-CTLFireability-2024-06 2638776 m, 26858 m/sec, 29256055 t fired, . Pages in use: 342 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2024-06 2767266 m, 25698 m/sec, 30804058 t fired, . Pages in use: 345 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 Echo-PT-d03r05-CTLFireability-2024-06 2900772 m, 26701 m/sec, 32352009 t fired, . Pages in use: 346 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 Echo-PT-d03r05-CTLFireability-2024-06 3028288 m, 25503 m/sec, 33899142 t fired, . Pages in use: 348 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 Echo-PT-d03r05-CTLFireability-2024-06 3161884 m, 26719 m/sec, 35449697 t fired, . Pages in use: 349 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 Echo-PT-d03r05-CTLFireability-2024-06 3289680 m, 25559 m/sec, 37000170 t fired, . Pages in use: 351 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 Echo-PT-d03r05-CTLFireability-2024-06 3430130 m, 28090 m/sec, 38548319 t fired, . Pages in use: 353 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 Echo-PT-d03r05-CTLFireability-2024-06 3569673 m, 27908 m/sec, 40088966 t fired, . Pages in use: 354 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 Echo-PT-d03r05-CTLFireability-2024-06 3700523 m, 26170 m/sec, 41630614 t fired, . Pages in use: 357 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 Echo-PT-d03r05-CTLFireability-2024-06 3834260 m, 26747 m/sec, 43183723 t fired, . Pages in use: 357 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 Echo-PT-d03r05-CTLFireability-2024-06 3962420 m, 25632 m/sec, 44732189 t fired, . Pages in use: 360 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 Echo-PT-d03r05-CTLFireability-2024-06 4096005 m, 26717 m/sec, 46280863 t fired, . Pages in use: 362 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 Echo-PT-d03r05-CTLFireability-2024-06 4227274 m, 26253 m/sec, 47818053 t fired, . Pages in use: 362 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 Echo-PT-d03r05-CTLFireability-2024-06 4356224 m, 25790 m/sec, 49355219 t fired, . Pages in use: 365 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 Echo-PT-d03r05-CTLFireability-2024-06 4480121 m, 24779 m/sec, 50887793 t fired, . Pages in use: 366 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2024-06 4598838 m, 23743 m/sec, 52437041 t fired, . Pages in use: 368 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 Echo-PT-d03r05-CTLFireability-2024-06 4721616 m, 24555 m/sec, 53980777 t fired, . Pages in use: 369 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2024-06 4842314 m, 24139 m/sec, 55516593 t fired, . Pages in use: 372 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 Echo-PT-d03r05-CTLFireability-2024-06 4960662 m, 23669 m/sec, 57053682 t fired, . Pages in use: 372 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 Echo-PT-d03r05-CTLFireability-2024-06 5089035 m, 25674 m/sec, 58582866 t fired, . Pages in use: 375 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2024-06 5216259 m, 25444 m/sec, 60119897 t fired, . Pages in use: 377 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 Echo-PT-d03r05-CTLFireability-2024-06 5338468 m, 24441 m/sec, 61649301 t fired, . Pages in use: 377 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 0 1 0 5 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 Echo-PT-d03r05-CTLFireability-2024-06 5458744 m, 24055 m/sec, 63183397 t fired, . Pages in use: 380 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m EG true state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m EFEG true state space /EFEG[0m EXEF true state space /EXEF[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d03r05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Echo-PT-d03r05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267300114"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d03r05.tgz
mv Echo-PT-d03r05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;