About the Execution of LoLA for Echo-PT-d03r03
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.472 | 984515.00 | 994057.00 | 3978.40 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267300107.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Echo-PT-d03r03, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267300107
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 644K
-rw-r--r-- 1 mcc users 7.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 19 18:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 149K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.9K Apr 12 04:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Apr 12 04:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 114K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-00
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-01
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-02
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-03
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-04
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-05
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-06
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-07
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-08
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-09
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-10
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-11
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-12
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-13
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-14
FORMULA_NAME Echo-PT-d03r03-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717043336063
BK_STOP 1717044320578
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 52 (type CNST) for 51 Echo-PT-d03r03-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 52 (type CNST) for Echo-PT-d03r03-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 28 Echo-PT-d03r03-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for Echo-PT-d03r03-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 48 Echo-PT-d03r03-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for Echo-PT-d03r03-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 Echo-PT-d03r03-LTLCardinality-04
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for Echo-PT-d03r03-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 Echo-PT-d03r03-LTLCardinality-05
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for Echo-PT-d03r03-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 Echo-PT-d03r03-LTLCardinality-03
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for Echo-PT-d03r03-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 28 Echo-PT-d03r03-LTLCardinality-08
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for Echo-PT-d03r03-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 18 Echo-PT-d03r03-LTLCardinality-06
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] planning for Echo-PT-d03r03-LTLCardinality-12 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for Echo-PT-d03r03-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Echo-PT-d03r03-LTLCardinality-10
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 Echo-PT-d03r03-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for Echo-PT-d03r03-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 5/449 5/2000 Echo-PT-d03r03-LTLCardinality-10 751507 m, 150301 m/sec, 4164488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 10/449 10/2000 Echo-PT-d03r03-LTLCardinality-10 1448034 m, 139305 m/sec, 8389184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 15/449 14/2000 Echo-PT-d03r03-LTLCardinality-10 2124362 m, 135265 m/sec, 12740644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 20/449 19/2000 Echo-PT-d03r03-LTLCardinality-10 2793544 m, 133836 m/sec, 16956952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 25/449 23/2000 Echo-PT-d03r03-LTLCardinality-10 3469012 m, 135093 m/sec, 21412999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 30/449 27/2000 Echo-PT-d03r03-LTLCardinality-10 4010603 m, 108318 m/sec, 25404623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 35/449 31/2000 Echo-PT-d03r03-LTLCardinality-10 4636464 m, 125172 m/sec, 29687008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 40/449 35/2000 Echo-PT-d03r03-LTLCardinality-10 5244801 m, 121667 m/sec, 33814551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 45/449 39/2000 Echo-PT-d03r03-LTLCardinality-10 5879336 m, 126907 m/sec, 38025436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 50/449 43/2000 Echo-PT-d03r03-LTLCardinality-10 6501729 m, 124478 m/sec, 41948771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 55/449 47/2000 Echo-PT-d03r03-LTLCardinality-10 7219028 m, 143459 m/sec, 46293726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 60/449 52/2000 Echo-PT-d03r03-LTLCardinality-10 7870122 m, 130218 m/sec, 50270839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 65/449 56/2000 Echo-PT-d03r03-LTLCardinality-10 8537893 m, 133554 m/sec, 54484072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 70/449 60/2000 Echo-PT-d03r03-LTLCardinality-10 9163422 m, 125105 m/sec, 58564920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 75/449 64/2000 Echo-PT-d03r03-LTLCardinality-10 9828632 m, 133042 m/sec, 62924077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 80/449 68/2000 Echo-PT-d03r03-LTLCardinality-10 10430806 m, 120434 m/sec, 67126420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 85/449 72/2000 Echo-PT-d03r03-LTLCardinality-10 11039192 m, 121677 m/sec, 71402340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 90/449 76/2000 Echo-PT-d03r03-LTLCardinality-10 11570774 m, 106316 m/sec, 75541391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 95/449 80/2000 Echo-PT-d03r03-LTLCardinality-10 12163128 m, 118470 m/sec, 79801608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 100/449 83/2000 Echo-PT-d03r03-LTLCardinality-10 12630010 m, 93376 m/sec, 83719285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 105/449 86/2000 Echo-PT-d03r03-LTLCardinality-10 13170792 m, 108156 m/sec, 87467103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 110/449 90/2000 Echo-PT-d03r03-LTLCardinality-10 13716609 m, 109163 m/sec, 91051182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 115/449 93/2000 Echo-PT-d03r03-LTLCardinality-10 14227874 m, 102253 m/sec, 94633357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 120/449 97/2000 Echo-PT-d03r03-LTLCardinality-10 14797330 m, 113891 m/sec, 98398658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 125/449 101/2000 Echo-PT-d03r03-LTLCardinality-10 15398537 m, 120241 m/sec, 102457017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 130/449 105/2000 Echo-PT-d03r03-LTLCardinality-10 16032444 m, 126781 m/sec, 106371100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 135/449 109/2000 Echo-PT-d03r03-LTLCardinality-10 16652404 m, 123992 m/sec, 110623972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 140/449 112/2000 Echo-PT-d03r03-LTLCardinality-10 17218088 m, 113136 m/sec, 114474973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 145/449 116/2000 Echo-PT-d03r03-LTLCardinality-10 17807354 m, 117853 m/sec, 118785705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 150/449 120/2000 Echo-PT-d03r03-LTLCardinality-10 18375439 m, 113617 m/sec, 123082369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 155/449 124/2000 Echo-PT-d03r03-LTLCardinality-10 18965022 m, 117916 m/sec, 127536037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 160/449 128/2000 Echo-PT-d03r03-LTLCardinality-10 19559700 m, 118935 m/sec, 131885263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 165/449 132/2000 Echo-PT-d03r03-LTLCardinality-10 20191581 m, 126376 m/sec, 136131069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 170/449 136/2000 Echo-PT-d03r03-LTLCardinality-10 20816850 m, 125053 m/sec, 140330542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 175/449 140/2000 Echo-PT-d03r03-LTLCardinality-10 21405153 m, 117660 m/sec, 144538742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 180/449 143/2000 Echo-PT-d03r03-LTLCardinality-10 21916156 m, 102200 m/sec, 148937115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 185/449 147/2000 Echo-PT-d03r03-LTLCardinality-10 22469926 m, 110754 m/sec, 153031983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 190/449 150/2000 Echo-PT-d03r03-LTLCardinality-10 23072574 m, 120529 m/sec, 157236010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 195/449 154/2000 Echo-PT-d03r03-LTLCardinality-10 23638782 m, 113241 m/sec, 161413739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 200/449 158/2000 Echo-PT-d03r03-LTLCardinality-10 24268049 m, 125853 m/sec, 165783593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 205/449 162/2000 Echo-PT-d03r03-LTLCardinality-10 24899423 m, 126274 m/sec, 170228156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 210/449 166/2000 Echo-PT-d03r03-LTLCardinality-10 25489477 m, 118010 m/sec, 174605589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 215/449 170/2000 Echo-PT-d03r03-LTLCardinality-10 26072137 m, 116532 m/sec, 179038143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 220/449 174/2000 Echo-PT-d03r03-LTLCardinality-10 26658124 m, 117197 m/sec, 183433319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 225/449 177/2000 Echo-PT-d03r03-LTLCardinality-10 27166076 m, 101590 m/sec, 187531500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 230/449 181/2000 Echo-PT-d03r03-LTLCardinality-10 27748545 m, 116493 m/sec, 191662458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 235/449 185/2000 Echo-PT-d03r03-LTLCardinality-10 28363478 m, 122986 m/sec, 195529582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 240/449 189/2000 Echo-PT-d03r03-LTLCardinality-10 28961715 m, 119647 m/sec, 199467969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 245/449 193/2000 Echo-PT-d03r03-LTLCardinality-10 29564879 m, 120632 m/sec, 203456999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 250/449 197/2000 Echo-PT-d03r03-LTLCardinality-10 30146880 m, 116400 m/sec, 207439640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 255/449 200/2000 Echo-PT-d03r03-LTLCardinality-10 30696546 m, 109933 m/sec, 211498356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 260/449 204/2000 Echo-PT-d03r03-LTLCardinality-10 31366324 m, 133955 m/sec, 215641205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 265/449 209/2000 Echo-PT-d03r03-LTLCardinality-10 32051028 m, 136940 m/sec, 219837588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 270/449 213/2000 Echo-PT-d03r03-LTLCardinality-10 32700102 m, 129814 m/sec, 224079096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 275/449 217/2000 Echo-PT-d03r03-LTLCardinality-10 33351318 m, 130243 m/sec, 228260658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 280/449 222/2000 Echo-PT-d03r03-LTLCardinality-10 33995454 m, 128827 m/sec, 232436262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 285/449 225/2000 Echo-PT-d03r03-LTLCardinality-10 34593357 m, 119580 m/sec, 236344562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 290/449 230/2000 Echo-PT-d03r03-LTLCardinality-10 35238343 m, 128997 m/sec, 240480831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 295/449 233/2000 Echo-PT-d03r03-LTLCardinality-10 35831534 m, 118638 m/sec, 244540616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 300/449 237/2000 Echo-PT-d03r03-LTLCardinality-10 36438662 m, 121425 m/sec, 248553550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 305/449 241/2000 Echo-PT-d03r03-LTLCardinality-10 37067204 m, 125708 m/sec, 252699675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 310/449 245/2000 Echo-PT-d03r03-LTLCardinality-10 37631826 m, 112924 m/sec, 256799459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 315/449 249/2000 Echo-PT-d03r03-LTLCardinality-10 38158657 m, 105366 m/sec, 260669661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 320/449 252/2000 Echo-PT-d03r03-LTLCardinality-10 38751224 m, 118513 m/sec, 264703345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 325/449 256/2000 Echo-PT-d03r03-LTLCardinality-10 39341352 m, 118025 m/sec, 268785335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 330/449 261/2000 Echo-PT-d03r03-LTLCardinality-10 40006766 m, 133082 m/sec, 273139264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 335/449 264/2000 Echo-PT-d03r03-LTLCardinality-10 40586603 m, 115967 m/sec, 277405048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 340/449 268/2000 Echo-PT-d03r03-LTLCardinality-10 41185110 m, 119701 m/sec, 281589344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 345/449 272/2000 Echo-PT-d03r03-LTLCardinality-10 41729462 m, 108870 m/sec, 285978222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 350/449 276/2000 Echo-PT-d03r03-LTLCardinality-10 42314243 m, 116956 m/sec, 290003903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 355/449 279/2000 Echo-PT-d03r03-LTLCardinality-10 42922506 m, 121652 m/sec, 294161315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 360/449 283/2000 Echo-PT-d03r03-LTLCardinality-10 43502420 m, 115982 m/sec, 298279013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 365/449 287/2000 Echo-PT-d03r03-LTLCardinality-10 44063908 m, 112297 m/sec, 302398953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 370/449 292/2000 Echo-PT-d03r03-LTLCardinality-10 44780253 m, 143269 m/sec, 306793055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 375/449 296/2000 Echo-PT-d03r03-LTLCardinality-10 45441983 m, 132346 m/sec, 311136730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 380/449 300/2000 Echo-PT-d03r03-LTLCardinality-10 46099973 m, 131598 m/sec, 315336665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 385/449 304/2000 Echo-PT-d03r03-LTLCardinality-10 46717011 m, 123407 m/sec, 319518415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 390/449 308/2000 Echo-PT-d03r03-LTLCardinality-10 47278347 m, 112267 m/sec, 323560462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 395/449 312/2000 Echo-PT-d03r03-LTLCardinality-10 47867307 m, 117792 m/sec, 327786973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 400/449 315/2000 Echo-PT-d03r03-LTLCardinality-10 48440109 m, 114560 m/sec, 332122176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 405/449 319/2000 Echo-PT-d03r03-LTLCardinality-10 49029120 m, 117802 m/sec, 336226901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 410/449 323/2000 Echo-PT-d03r03-LTLCardinality-10 49590087 m, 112193 m/sec, 340279335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 415/449 327/2000 Echo-PT-d03r03-LTLCardinality-10 50207994 m, 123581 m/sec, 344507648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 420/449 331/2000 Echo-PT-d03r03-LTLCardinality-10 50816094 m, 121620 m/sec, 348736306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 425/449 335/2000 Echo-PT-d03r03-LTLCardinality-10 51422994 m, 121380 m/sec, 352996364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 430/449 338/2000 Echo-PT-d03r03-LTLCardinality-10 51996450 m, 114691 m/sec, 357211312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 435/449 342/2000 Echo-PT-d03r03-LTLCardinality-10 52574382 m, 115586 m/sec, 361438418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 440/449 346/2000 Echo-PT-d03r03-LTLCardinality-10 53193675 m, 123858 m/sec, 365431736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 445/449 350/2000 Echo-PT-d03r03-LTLCardinality-10 53798254 m, 120915 m/sec, 369460163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for Echo-PT-d03r03-LTLCardinality-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 Echo-PT-d03r03-LTLCardinality-15
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Echo-PT-d03r03-LTLCardinality-10
[[35mlola[0m][I] time limit : 3149 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for Echo-PT-d03r03-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for Echo-PT-d03r03-LTLCardinality-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 Echo-PT-d03r03-LTLCardinality-14
[[35mlola[0m][I] time limit : 524 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for Echo-PT-d03r03-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Echo-PT-d03r03-LTLCardinality-09
[[35mlola[0m][I] time limit : 628 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for Echo-PT-d03r03-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d03r03-LTLCardinality-00
[[35mlola[0m][I] time limit : 786 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/786 5/2000 Echo-PT-d03r03-LTLCardinality-00 698199 m, 139639 m/sec, 4639119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/786 10/2000 Echo-PT-d03r03-LTLCardinality-00 1343801 m, 129120 m/sec, 9216378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/786 14/2000 Echo-PT-d03r03-LTLCardinality-00 1963688 m, 123977 m/sec, 13481041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/786 18/2000 Echo-PT-d03r03-LTLCardinality-00 2532712 m, 113804 m/sec, 17998804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/786 22/2000 Echo-PT-d03r03-LTLCardinality-00 3137843 m, 121026 m/sec, 22508191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/786 26/2000 Echo-PT-d03r03-LTLCardinality-00 3735055 m, 119442 m/sec, 27136191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/786 30/2000 Echo-PT-d03r03-LTLCardinality-00 4299419 m, 112872 m/sec, 31601950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/786 34/2000 Echo-PT-d03r03-LTLCardinality-00 4864554 m, 113027 m/sec, 35896017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/786 38/2000 Echo-PT-d03r03-LTLCardinality-00 5433628 m, 113814 m/sec, 39955708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/786 41/2000 Echo-PT-d03r03-LTLCardinality-00 5943850 m, 102044 m/sec, 43962950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/786 45/2000 Echo-PT-d03r03-LTLCardinality-00 6522060 m, 115642 m/sec, 48097060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/786 49/2000 Echo-PT-d03r03-LTLCardinality-00 7092267 m, 114041 m/sec, 52163096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/786 53/2000 Echo-PT-d03r03-LTLCardinality-00 7609790 m, 103504 m/sec, 56150453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/786 56/2000 Echo-PT-d03r03-LTLCardinality-00 8174788 m, 112999 m/sec, 60407728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/786 60/2000 Echo-PT-d03r03-LTLCardinality-00 8696858 m, 104414 m/sec, 64493611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/786 64/2000 Echo-PT-d03r03-LTLCardinality-00 9224096 m, 105447 m/sec, 68596805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/786 67/2000 Echo-PT-d03r03-LTLCardinality-00 9717748 m, 98730 m/sec, 72698636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/786 71/2000 Echo-PT-d03r03-LTLCardinality-00 10237710 m, 103992 m/sec, 76847041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/786 74/2000 Echo-PT-d03r03-LTLCardinality-00 10741779 m, 100813 m/sec, 80780288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/786 77/2000 Echo-PT-d03r03-LTLCardinality-00 11218625 m, 95369 m/sec, 84680414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/786 81/2000 Echo-PT-d03r03-LTLCardinality-00 11797164 m, 115707 m/sec, 89044347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/786 85/2000 Echo-PT-d03r03-LTLCardinality-00 12335238 m, 107614 m/sec, 93265931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/786 88/2000 Echo-PT-d03r03-LTLCardinality-00 12833214 m, 99595 m/sec, 97492022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/786 92/2000 Echo-PT-d03r03-LTLCardinality-00 13353515 m, 104060 m/sec, 101716145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/786 95/2000 Echo-PT-d03r03-LTLCardinality-00 13843285 m, 97954 m/sec, 105785906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/786 99/2000 Echo-PT-d03r03-LTLCardinality-00 14319136 m, 95170 m/sec, 109843588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/786 101/2000 Echo-PT-d03r03-LTLCardinality-00 14751194 m, 86411 m/sec, 113653027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/786 105/2000 Echo-PT-d03r03-LTLCardinality-00 15305317 m, 110824 m/sec, 117495281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/786 109/2000 Echo-PT-d03r03-LTLCardinality-00 15816686 m, 102273 m/sec, 121538091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/786 112/2000 Echo-PT-d03r03-LTLCardinality-00 16352288 m, 107120 m/sec, 125649579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/786 116/2000 Echo-PT-d03r03-LTLCardinality-00 16850707 m, 99683 m/sec, 129816903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/786 120/2000 Echo-PT-d03r03-LTLCardinality-00 17404667 m, 110792 m/sec, 134022793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/786 123/2000 Echo-PT-d03r03-LTLCardinality-00 17940896 m, 107245 m/sec, 138185857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/786 127/2000 Echo-PT-d03r03-LTLCardinality-00 18454041 m, 102629 m/sec, 142227483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/786 131/2000 Echo-PT-d03r03-LTLCardinality-00 18985174 m, 106226 m/sec, 146291438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/786 134/2000 Echo-PT-d03r03-LTLCardinality-00 19491193 m, 101203 m/sec, 150272997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/786 137/2000 Echo-PT-d03r03-LTLCardinality-00 19996318 m, 101025 m/sec, 154206218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/786 141/2000 Echo-PT-d03r03-LTLCardinality-00 20462720 m, 93280 m/sec, 158185275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/786 144/2000 Echo-PT-d03r03-LTLCardinality-00 20921776 m, 91811 m/sec, 162078589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/786 148/2000 Echo-PT-d03r03-LTLCardinality-00 21513122 m, 118269 m/sec, 166363362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/786 152/2000 Echo-PT-d03r03-LTLCardinality-00 22092703 m, 115916 m/sec, 170602403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/786 156/2000 Echo-PT-d03r03-LTLCardinality-00 22658228 m, 113105 m/sec, 174784644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 215/786 160/2000 Echo-PT-d03r03-LTLCardinality-00 23234495 m, 115253 m/sec, 179064366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 220/786 164/2000 Echo-PT-d03r03-LTLCardinality-00 23819075 m, 116916 m/sec, 183370239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 225/786 167/2000 Echo-PT-d03r03-LTLCardinality-00 24337528 m, 103690 m/sec, 187571534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 230/786 170/2000 Echo-PT-d03r03-LTLCardinality-00 24814058 m, 95306 m/sec, 191371656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 235/786 174/2000 Echo-PT-d03r03-LTLCardinality-00 25373872 m, 111962 m/sec, 195569065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 240/786 178/2000 Echo-PT-d03r03-LTLCardinality-00 25925556 m, 110336 m/sec, 199663618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 245/786 182/2000 Echo-PT-d03r03-LTLCardinality-00 26448937 m, 104676 m/sec, 203657012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 250/786 185/2000 Echo-PT-d03r03-LTLCardinality-00 26944576 m, 99127 m/sec, 207585754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 255/786 188/2000 Echo-PT-d03r03-LTLCardinality-00 27460819 m, 103248 m/sec, 211681245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 260/786 193/2000 Echo-PT-d03r03-LTLCardinality-00 28054559 m, 118748 m/sec, 216066427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 265/786 196/2000 Echo-PT-d03r03-LTLCardinality-00 28604200 m, 109928 m/sec, 220291703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 270/786 200/2000 Echo-PT-d03r03-LTLCardinality-00 29133685 m, 105897 m/sec, 224405669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 275/786 204/2000 Echo-PT-d03r03-LTLCardinality-00 29670273 m, 107317 m/sec, 228728679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 280/786 207/2000 Echo-PT-d03r03-LTLCardinality-00 30129677 m, 91880 m/sec, 232815130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 285/786 211/2000 Echo-PT-d03r03-LTLCardinality-00 30684308 m, 110926 m/sec, 237143081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 290/786 214/2000 Echo-PT-d03r03-LTLCardinality-00 31184888 m, 100116 m/sec, 241152487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 295/786 217/2000 Echo-PT-d03r03-LTLCardinality-00 31672054 m, 97433 m/sec, 245151929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 300/786 220/2000 Echo-PT-d03r03-LTLCardinality-00 32139831 m, 93555 m/sec, 249198869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 305/786 224/2000 Echo-PT-d03r03-LTLCardinality-00 32639143 m, 99862 m/sec, 253282242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 310/786 227/2000 Echo-PT-d03r03-LTLCardinality-00 33103729 m, 92917 m/sec, 257182905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 315/786 230/2000 Echo-PT-d03r03-LTLCardinality-00 33563757 m, 92005 m/sec, 261069918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 320/786 233/2000 Echo-PT-d03r03-LTLCardinality-00 33997844 m, 86817 m/sec, 265014528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 325/786 237/2000 Echo-PT-d03r03-LTLCardinality-00 34537965 m, 108024 m/sec, 269177518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 330/786 241/2000 Echo-PT-d03r03-LTLCardinality-00 35102240 m, 112855 m/sec, 273294424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 335/786 244/2000 Echo-PT-d03r03-LTLCardinality-00 35629393 m, 105430 m/sec, 277488678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 340/786 248/2000 Echo-PT-d03r03-LTLCardinality-00 36216446 m, 117410 m/sec, 281698840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 345/786 252/2000 Echo-PT-d03r03-LTLCardinality-00 36783017 m, 113314 m/sec, 285849333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 350/786 256/2000 Echo-PT-d03r03-LTLCardinality-00 37334389 m, 110274 m/sec, 289881022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 355/786 260/2000 Echo-PT-d03r03-LTLCardinality-00 37846449 m, 102412 m/sec, 293957298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 360/786 263/2000 Echo-PT-d03r03-LTLCardinality-00 38360016 m, 102713 m/sec, 298054697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 365/786 267/2000 Echo-PT-d03r03-LTLCardinality-00 38885801 m, 105157 m/sec, 302028130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 370/786 270/2000 Echo-PT-d03r03-LTLCardinality-00 39389745 m, 100788 m/sec, 305930837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 375/786 274/2000 Echo-PT-d03r03-LTLCardinality-00 39891472 m, 100345 m/sec, 309803441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 380/786 277/2000 Echo-PT-d03r03-LTLCardinality-00 40424141 m, 106533 m/sec, 313790646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 385/786 281/2000 Echo-PT-d03r03-LTLCardinality-00 40941287 m, 103429 m/sec, 317730191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 390/786 284/2000 Echo-PT-d03r03-LTLCardinality-00 41423974 m, 96537 m/sec, 321670587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 395/786 288/2000 Echo-PT-d03r03-LTLCardinality-00 41934436 m, 102092 m/sec, 325533458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 400/786 291/2000 Echo-PT-d03r03-LTLCardinality-00 42448339 m, 102780 m/sec, 329400751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 405/786 294/2000 Echo-PT-d03r03-LTLCardinality-00 42951217 m, 100575 m/sec, 333342217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 410/786 298/2000 Echo-PT-d03r03-LTLCardinality-00 43443173 m, 98391 m/sec, 337092715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 415/786 301/2000 Echo-PT-d03r03-LTLCardinality-00 43936410 m, 98647 m/sec, 340894545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 420/786 304/2000 Echo-PT-d03r03-LTLCardinality-00 44391753 m, 91068 m/sec, 344745687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 425/786 307/2000 Echo-PT-d03r03-LTLCardinality-00 44845367 m, 90722 m/sec, 348539796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 430/786 311/2000 Echo-PT-d03r03-LTLCardinality-00 45324987 m, 95924 m/sec, 352508968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 665
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 435/786 314/2000 Echo-PT-d03r03-LTLCardinality-00 45761813 m, 87365 m/sec, 356422276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 440/786 317/2000 Echo-PT-d03r03-LTLCardinality-00 46223736 m, 92384 m/sec, 360289827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 445/786 320/2000 Echo-PT-d03r03-LTLCardinality-00 46670111 m, 89275 m/sec, 364046487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 450/786 323/2000 Echo-PT-d03r03-LTLCardinality-00 47110540 m, 88085 m/sec, 367721527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 455/786 327/2000 Echo-PT-d03r03-LTLCardinality-00 47674934 m, 112878 m/sec, 371909930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 460/786 331/2000 Echo-PT-d03r03-LTLCardinality-00 48287904 m, 122594 m/sec, 376192672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 465/786 335/2000 Echo-PT-d03r03-LTLCardinality-00 48893689 m, 121157 m/sec, 380580252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 470/786 339/2000 Echo-PT-d03r03-LTLCardinality-00 49497059 m, 120674 m/sec, 384897119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 475/786 344/2000 Echo-PT-d03r03-LTLCardinality-00 50135431 m, 127674 m/sec, 389387465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 480/786 348/2000 Echo-PT-d03r03-LTLCardinality-00 50795533 m, 132020 m/sec, 393605504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 702
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 485/786 352/2000 Echo-PT-d03r03-LTLCardinality-00 51362045 m, 113302 m/sec, 397753643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 706
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 490/786 356/2000 Echo-PT-d03r03-LTLCardinality-00 51918360 m, 111263 m/sec, 401910580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 710
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 495/786 360/2000 Echo-PT-d03r03-LTLCardinality-00 52453613 m, 107050 m/sec, 406006205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 500/786 364/2000 Echo-PT-d03r03-LTLCardinality-00 53031889 m, 115655 m/sec, 410094556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 718
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 505/786 367/2000 Echo-PT-d03r03-LTLCardinality-00 53580141 m, 109650 m/sec, 414014570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 721
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 510/786 371/2000 Echo-PT-d03r03-LTLCardinality-00 54121406 m, 108253 m/sec, 417949702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 725
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 515/786 374/2000 Echo-PT-d03r03-LTLCardinality-00 54613045 m, 98327 m/sec, 421830145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 520/786 378/2000 Echo-PT-d03r03-LTLCardinality-00 55095852 m, 96561 m/sec, 425467250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-03: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d03r03-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d03r03-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d03r03-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 526/786 380/2000 Echo-PT-d03r03-LTLCardinality-00 55412901 m, 63409 m/sec, 428023490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 734
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 398 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d03r03"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Echo-PT-d03r03, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267300107"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d03r03.tgz
mv Echo-PT-d03r03 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;