About the Execution of LoLA for Echo-PT-d02r19
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 3411108.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267300098.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Echo-PT-d02r19, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267300098
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.0M
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 41K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K May 19 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Apr 12 04:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Apr 12 04:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 04:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Apr 12 04:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-00
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-01
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-02
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-03
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-04
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-05
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-06
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-07
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-08
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-09
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-10
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2024-11
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2023-12
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2023-13
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2023-14
FORMULA_NAME Echo-PT-d02r19-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717035365327
BK_STOP 1717038776435
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Echo-PT-d02r19-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 218 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EQUN) for 6 Echo-PT-d02r19-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EQUN) for 6 Echo-PT-d02r19-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 3 Echo-PT-d02r19-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EQUN) for Echo-PT-d02r19-CTLFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 33 Echo-PT-d02r19-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EQUN) for Echo-PT-d02r19-CTLFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 3 Echo-PT-d02r19-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 2/218 1/2000 Echo-PT-d02r19-CTLFireability-2023-14 48367 m, 9673 m/sec, 223702 t fired, .
[[35mlola[0m][.] 57 EF STEQ 1/1749 0/5 Echo-PT-d02r19-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 60 EF STEQ 0/3500 0/5 Echo-PT-d02r19-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 63 EF STEQ 1/3500 0/5 Echo-PT-d02r19-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for Echo-PT-d02r19-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 33 Echo-PT-d02r19-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for Echo-PT-d02r19-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for Echo-PT-d02r19-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for Echo-PT-d02r19-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 7/218 3/2000 Echo-PT-d02r19-CTLFireability-2023-14 164160 m, 23158 m/sec, 886701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 12/218 4/2000 Echo-PT-d02r19-CTLFireability-2023-14 278430 m, 22854 m/sec, 1565293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 17/218 6/2000 Echo-PT-d02r19-CTLFireability-2023-14 390449 m, 22403 m/sec, 2250078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 22/218 7/2000 Echo-PT-d02r19-CTLFireability-2023-14 507277 m, 23365 m/sec, 2936571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 27/218 9/2000 Echo-PT-d02r19-CTLFireability-2023-14 622222 m, 22989 m/sec, 3620645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 32/218 10/2000 Echo-PT-d02r19-CTLFireability-2023-14 723757 m, 20307 m/sec, 4315624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 37/218 12/2000 Echo-PT-d02r19-CTLFireability-2023-14 823810 m, 20010 m/sec, 5014987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 42/218 13/2000 Echo-PT-d02r19-CTLFireability-2023-14 934477 m, 22133 m/sec, 5702958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 47/218 15/2000 Echo-PT-d02r19-CTLFireability-2023-14 1046815 m, 22467 m/sec, 6390540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 52/218 16/2000 Echo-PT-d02r19-CTLFireability-2023-14 1154600 m, 21557 m/sec, 7059455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 57/218 17/2000 Echo-PT-d02r19-CTLFireability-2023-14 1252140 m, 19508 m/sec, 7750098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 62/218 18/2000 Echo-PT-d02r19-CTLFireability-2023-14 1350988 m, 19769 m/sec, 8443866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 67/218 20/2000 Echo-PT-d02r19-CTLFireability-2023-14 1452264 m, 20255 m/sec, 9139312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 72/218 21/2000 Echo-PT-d02r19-CTLFireability-2023-14 1550562 m, 19659 m/sec, 9829368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 77/218 22/2000 Echo-PT-d02r19-CTLFireability-2023-14 1639853 m, 17858 m/sec, 10522195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 82/218 23/2000 Echo-PT-d02r19-CTLFireability-2023-14 1729398 m, 17909 m/sec, 11223244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 87/218 24/2000 Echo-PT-d02r19-CTLFireability-2023-14 1822991 m, 18718 m/sec, 11917737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 92/218 25/2000 Echo-PT-d02r19-CTLFireability-2023-14 1924975 m, 20396 m/sec, 12602967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 97/218 27/2000 Echo-PT-d02r19-CTLFireability-2023-14 2028509 m, 20706 m/sec, 13283423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 102/218 28/2000 Echo-PT-d02r19-CTLFireability-2023-14 2126164 m, 19531 m/sec, 13970851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 107/218 29/2000 Echo-PT-d02r19-CTLFireability-2023-14 2226103 m, 19987 m/sec, 14665051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 112/218 31/2000 Echo-PT-d02r19-CTLFireability-2023-14 2325812 m, 19941 m/sec, 15357315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 117/218 32/2000 Echo-PT-d02r19-CTLFireability-2023-14 2422964 m, 19430 m/sec, 16041921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 122/218 33/2000 Echo-PT-d02r19-CTLFireability-2023-14 2510340 m, 17475 m/sec, 16738341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 127/218 34/2000 Echo-PT-d02r19-CTLFireability-2023-14 2602105 m, 18353 m/sec, 17434414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 132/218 35/2000 Echo-PT-d02r19-CTLFireability-2023-14 2693978 m, 18374 m/sec, 18127798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 137/218 37/2000 Echo-PT-d02r19-CTLFireability-2023-14 2800422 m, 21288 m/sec, 18808308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 142/218 38/2000 Echo-PT-d02r19-CTLFireability-2023-14 2899987 m, 19913 m/sec, 19488923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 147/218 40/2000 Echo-PT-d02r19-CTLFireability-2023-14 2998130 m, 19628 m/sec, 20168986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 152/218 41/2000 Echo-PT-d02r19-CTLFireability-2023-14 3095501 m, 19474 m/sec, 20852746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 157/218 42/2000 Echo-PT-d02r19-CTLFireability-2023-14 3194219 m, 19743 m/sec, 21538795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 162/218 44/2000 Echo-PT-d02r19-CTLFireability-2023-14 3289111 m, 18978 m/sec, 22222945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 167/218 45/2000 Echo-PT-d02r19-CTLFireability-2023-14 3378177 m, 17813 m/sec, 22923957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 172/218 46/2000 Echo-PT-d02r19-CTLFireability-2023-14 3472252 m, 18815 m/sec, 23623493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 177/218 47/2000 Echo-PT-d02r19-CTLFireability-2023-14 3565848 m, 18719 m/sec, 24322278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 182/218 49/2000 Echo-PT-d02r19-CTLFireability-2023-14 3673846 m, 21599 m/sec, 25007409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 187/218 50/2000 Echo-PT-d02r19-CTLFireability-2023-14 3773587 m, 19948 m/sec, 25695390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 192/218 51/2000 Echo-PT-d02r19-CTLFireability-2023-14 3871643 m, 19611 m/sec, 26384179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 197/218 53/2000 Echo-PT-d02r19-CTLFireability-2023-14 3969382 m, 19547 m/sec, 27078579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 202/218 54/2000 Echo-PT-d02r19-CTLFireability-2023-14 4070967 m, 20317 m/sec, 27769719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 207/218 56/2000 Echo-PT-d02r19-CTLFireability-2023-14 4162404 m, 18287 m/sec, 28462053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 212/218 57/2000 Echo-PT-d02r19-CTLFireability-2023-14 4250986 m, 17716 m/sec, 29157416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 217/218 58/2000 Echo-PT-d02r19-CTLFireability-2023-14 4345826 m, 18968 m/sec, 29855427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for Echo-PT-d02r19-CTLFireability-2023-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 Echo-PT-d02r19-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 218 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Echo-PT-d02r19-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 3280 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for Echo-PT-d02r19-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 138
[[35mlola[0m][I] fired transitions : 137
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/218 2/5 Echo-PT-d02r19-CTLFireability-2023-14 121020 m, -844961 m/sec, 618515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/218 4/5 Echo-PT-d02r19-CTLFireability-2023-14 233391 m, 22474 m/sec, 1303305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 15/218 5/5 Echo-PT-d02r19-CTLFireability-2023-14 349156 m, 23153 m/sec, 1991032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for Echo-PT-d02r19-CTLFireability-2023-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Echo-PT-d02r19-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 232 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 5/232 2/2000 Echo-PT-d02r19-CTLFireability-2023-13 95803 m, 19160 m/sec, 665719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 10/232 3/2000 Echo-PT-d02r19-CTLFireability-2023-13 180384 m, 16916 m/sec, 1338960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 15/232 4/2000 Echo-PT-d02r19-CTLFireability-2023-13 264493 m, 16821 m/sec, 2011240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 20/232 5/2000 Echo-PT-d02r19-CTLFireability-2023-13 349074 m, 16916 m/sec, 2688697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 25/232 6/2000 Echo-PT-d02r19-CTLFireability-2023-13 434303 m, 17045 m/sec, 3371476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 30/232 8/2000 Echo-PT-d02r19-CTLFireability-2023-13 520531 m, 17245 m/sec, 4058327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 35/232 9/2000 Echo-PT-d02r19-CTLFireability-2023-13 606607 m, 17215 m/sec, 4740148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 40/232 10/2000 Echo-PT-d02r19-CTLFireability-2023-13 686260 m, 15930 m/sec, 5431549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 45/232 11/2000 Echo-PT-d02r19-CTLFireability-2023-13 764060 m, 15560 m/sec, 6122562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 50/232 12/2000 Echo-PT-d02r19-CTLFireability-2023-13 842966 m, 15781 m/sec, 6807757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 55/232 13/2000 Echo-PT-d02r19-CTLFireability-2023-13 925210 m, 16448 m/sec, 7489167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 60/232 14/2000 Echo-PT-d02r19-CTLFireability-2023-13 1007062 m, 16370 m/sec, 8170845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 65/232 15/2000 Echo-PT-d02r19-CTLFireability-2023-13 1091962 m, 16980 m/sec, 8836199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 70/232 16/2000 Echo-PT-d02r19-CTLFireability-2023-13 1170201 m, 15647 m/sec, 9508222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 75/232 17/2000 Echo-PT-d02r19-CTLFireability-2023-13 1245726 m, 15105 m/sec, 10191163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 80/232 18/2000 Echo-PT-d02r19-CTLFireability-2023-13 1321557 m, 15166 m/sec, 10876967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 85/232 19/2000 Echo-PT-d02r19-CTLFireability-2023-13 1397409 m, 15170 m/sec, 11561999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 90/232 20/2000 Echo-PT-d02r19-CTLFireability-2023-13 1474703 m, 15458 m/sec, 12248299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 95/232 21/2000 Echo-PT-d02r19-CTLFireability-2023-13 1550683 m, 15196 m/sec, 12931459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 100/232 22/2000 Echo-PT-d02r19-CTLFireability-2023-13 1620913 m, 14046 m/sec, 13614332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 105/232 23/2000 Echo-PT-d02r19-CTLFireability-2023-13 1690477 m, 13912 m/sec, 14303005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 110/232 23/2000 Echo-PT-d02r19-CTLFireability-2023-13 1763600 m, 14624 m/sec, 14988996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 115/232 24/2000 Echo-PT-d02r19-CTLFireability-2023-13 1834265 m, 14133 m/sec, 15676553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 120/232 25/2000 Echo-PT-d02r19-CTLFireability-2023-13 1911997 m, 15546 m/sec, 16349905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 125/232 26/2000 Echo-PT-d02r19-CTLFireability-2023-13 1992741 m, 16148 m/sec, 17013507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 130/232 27/2000 Echo-PT-d02r19-CTLFireability-2023-13 2067650 m, 14981 m/sec, 17689728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 135/232 28/2000 Echo-PT-d02r19-CTLFireability-2023-13 2142773 m, 15024 m/sec, 18367617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 140/232 29/2000 Echo-PT-d02r19-CTLFireability-2023-13 2218354 m, 15116 m/sec, 19048638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 145/232 30/2000 Echo-PT-d02r19-CTLFireability-2023-13 2295041 m, 15337 m/sec, 19729907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 150/232 31/2000 Echo-PT-d02r19-CTLFireability-2023-13 2371112 m, 15214 m/sec, 20412191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 155/232 32/2000 Echo-PT-d02r19-CTLFireability-2023-13 2443749 m, 14527 m/sec, 21098149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 160/232 33/2000 Echo-PT-d02r19-CTLFireability-2023-13 2513337 m, 13917 m/sec, 21788459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 165/232 34/2000 Echo-PT-d02r19-CTLFireability-2023-13 2584457 m, 14224 m/sec, 22477070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 170/232 35/2000 Echo-PT-d02r19-CTLFireability-2023-13 2657179 m, 14544 m/sec, 23157927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 175/232 36/2000 Echo-PT-d02r19-CTLFireability-2023-13 2730139 m, 14592 m/sec, 23834331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 180/232 37/2000 Echo-PT-d02r19-CTLFireability-2023-13 2812039 m, 16380 m/sec, 24509909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 185/232 38/2000 Echo-PT-d02r19-CTLFireability-2023-13 2888098 m, 15211 m/sec, 25179850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 190/232 39/2000 Echo-PT-d02r19-CTLFireability-2023-13 2963207 m, 15021 m/sec, 25856967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 195/232 40/2000 Echo-PT-d02r19-CTLFireability-2023-13 3038951 m, 15148 m/sec, 26541025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 200/232 41/2000 Echo-PT-d02r19-CTLFireability-2023-13 3114271 m, 15064 m/sec, 27220850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 205/232 42/2000 Echo-PT-d02r19-CTLFireability-2023-13 3191405 m, 15426 m/sec, 27902298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 210/232 43/2000 Echo-PT-d02r19-CTLFireability-2023-13 3267236 m, 15166 m/sec, 28583070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 215/232 44/2000 Echo-PT-d02r19-CTLFireability-2023-13 3337060 m, 13964 m/sec, 29274281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 220/232 45/2000 Echo-PT-d02r19-CTLFireability-2023-13 3406380 m, 13864 m/sec, 29962273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 225/232 46/2000 Echo-PT-d02r19-CTLFireability-2023-13 3480968 m, 14917 m/sec, 30648565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 230/232 47/2000 Echo-PT-d02r19-CTLFireability-2023-13 3552630 m, 14332 m/sec, 31336914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 40 (type EXCL) for Echo-PT-d02r19-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 Echo-PT-d02r19-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 232 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Echo-PT-d02r19-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 3025 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 5/232 2/2000 Echo-PT-d02r19-CTLFireability-2023-12 113935 m, 22787 m/sec, 690833 t fired, .
[[35mlola[0m][.] 40 CTL EXCL 5/3025 2/5 Echo-PT-d02r19-CTLFireability-2023-13 90102 m, -692505 m/sec, 625258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 10/232 3/2000 Echo-PT-d02r19-CTLFireability-2023-12 214538 m, 20120 m/sec, 1396332 t fired, .
[[35mlola[0m][.] 40 CTL EXCL 10/216 3/5 Echo-PT-d02r19-CTLFireability-2023-13 175560 m, 17091 m/sec, 1300219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 15/232 5/2000 Echo-PT-d02r19-CTLFireability-2023-12 315243 m, 20141 m/sec, 2112530 t fired, .
[[35mlola[0m][.] 40 CTL EXCL 15/216 4/5 Echo-PT-d02r19-CTLFireability-2023-13 261031 m, 17094 m/sec, 1985421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 20/232 6/2000 Echo-PT-d02r19-CTLFireability-2023-12 418484 m, 20648 m/sec, 2827266 t fired, .
[[35mlola[0m][.] 40 CTL EXCL 20/216 5/5 Echo-PT-d02r19-CTLFireability-2023-13 346981 m, 17190 m/sec, 2673113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 40 (type EXCL) for Echo-PT-d02r19-CTLFireability-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 25/232 8/2000 Echo-PT-d02r19-CTLFireability-2023-12 521743 m, 20651 m/sec, 3547599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 30/232 9/2000 Echo-PT-d02r19-CTLFireability-2023-12 615146 m, 18680 m/sec, 4194357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 35/232 10/2000 Echo-PT-d02r19-CTLFireability-2023-12 703291 m, 17629 m/sec, 4874587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 40/232 11/2000 Echo-PT-d02r19-CTLFireability-2023-12 793795 m, 18100 m/sec, 5594966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 45/232 13/2000 Echo-PT-d02r19-CTLFireability-2023-12 891365 m, 19514 m/sec, 6301959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 50/232 14/2000 Echo-PT-d02r19-CTLFireability-2023-12 983186 m, 18364 m/sec, 7003010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 55/232 15/2000 Echo-PT-d02r19-CTLFireability-2023-12 1084577 m, 20278 m/sec, 7693507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 60/232 16/2000 Echo-PT-d02r19-CTLFireability-2023-12 1175258 m, 18136 m/sec, 8382602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 65/232 17/2000 Echo-PT-d02r19-CTLFireability-2023-12 1261888 m, 17326 m/sec, 9082627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 70/232 18/2000 Echo-PT-d02r19-CTLFireability-2023-12 1348562 m, 17334 m/sec, 9778870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 75/232 19/2000 Echo-PT-d02r19-CTLFireability-2023-12 1437198 m, 17727 m/sec, 10475207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 80/232 21/2000 Echo-PT-d02r19-CTLFireability-2023-12 1524633 m, 17487 m/sec, 11171169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 85/232 22/2000 Echo-PT-d02r19-CTLFireability-2023-12 1606552 m, 16383 m/sec, 11870071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 90/232 23/2000 Echo-PT-d02r19-CTLFireability-2023-12 1686274 m, 15944 m/sec, 12574015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 95/232 24/2000 Echo-PT-d02r19-CTLFireability-2023-12 1769991 m, 16743 m/sec, 13277454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 100/232 25/2000 Echo-PT-d02r19-CTLFireability-2023-12 1851669 m, 16335 m/sec, 13975845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 105/232 26/2000 Echo-PT-d02r19-CTLFireability-2023-12 1945138 m, 18693 m/sec, 14667307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 110/232 27/2000 Echo-PT-d02r19-CTLFireability-2023-12 2033933 m, 17759 m/sec, 15359627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 115/232 28/2000 Echo-PT-d02r19-CTLFireability-2023-12 2120873 m, 17388 m/sec, 16056329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 120/232 29/2000 Echo-PT-d02r19-CTLFireability-2023-12 2209267 m, 17678 m/sec, 16758548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 125/232 30/2000 Echo-PT-d02r19-CTLFireability-2023-12 2298235 m, 17793 m/sec, 17460894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 130/232 31/2000 Echo-PT-d02r19-CTLFireability-2023-12 2385512 m, 17455 m/sec, 18159465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 135/232 32/2000 Echo-PT-d02r19-CTLFireability-2023-12 2466679 m, 16233 m/sec, 18859040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 140/232 33/2000 Echo-PT-d02r19-CTLFireability-2023-12 2545894 m, 15843 m/sec, 19560420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 145/232 35/2000 Echo-PT-d02r19-CTLFireability-2023-12 2630398 m, 16900 m/sec, 20262624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 150/232 36/2000 Echo-PT-d02r19-CTLFireability-2023-12 2712753 m, 16471 m/sec, 20963678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 155/232 37/2000 Echo-PT-d02r19-CTLFireability-2023-12 2804983 m, 18446 m/sec, 21644422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 160/232 38/2000 Echo-PT-d02r19-CTLFireability-2023-12 2892823 m, 17568 m/sec, 22330720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 165/232 39/2000 Echo-PT-d02r19-CTLFireability-2023-12 2982193 m, 17874 m/sec, 23040892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 170/232 41/2000 Echo-PT-d02r19-CTLFireability-2023-12 3071530 m, 17867 m/sec, 23755499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 175/232 42/2000 Echo-PT-d02r19-CTLFireability-2023-12 3161461 m, 17986 m/sec, 24469323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 180/232 43/2000 Echo-PT-d02r19-CTLFireability-2023-12 3250617 m, 17831 m/sec, 25181431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 185/232 44/2000 Echo-PT-d02r19-CTLFireability-2023-12 3332655 m, 16407 m/sec, 25897017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 190/232 45/2000 Echo-PT-d02r19-CTLFireability-2023-12 3412817 m, 16032 m/sec, 26615800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 195/232 46/2000 Echo-PT-d02r19-CTLFireability-2023-12 3499261 m, 17288 m/sec, 27331743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 200/232 48/2000 Echo-PT-d02r19-CTLFireability-2023-12 3585874 m, 17322 m/sec, 28046332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 205/232 49/2000 Echo-PT-d02r19-CTLFireability-2023-12 3684133 m, 19651 m/sec, 28754002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 210/232 50/2000 Echo-PT-d02r19-CTLFireability-2023-12 3773131 m, 17799 m/sec, 29465415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 215/232 51/2000 Echo-PT-d02r19-CTLFireability-2023-12 3862302 m, 17834 m/sec, 30179373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 220/232 53/2000 Echo-PT-d02r19-CTLFireability-2023-12 3951060 m, 17751 m/sec, 30897282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 225/232 54/2000 Echo-PT-d02r19-CTLFireability-2023-12 4042004 m, 18188 m/sec, 31616048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 230/232 55/2000 Echo-PT-d02r19-CTLFireability-2023-12 4130113 m, 17621 m/sec, 32330710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 37 (type EXCL) for Echo-PT-d02r19-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 Echo-PT-d02r19-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 232 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 Echo-PT-d02r19-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 2790 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for Echo-PT-d02r19-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 537
[[35mlola[0m][I] fired transitions : 538
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 5/232 2/5 Echo-PT-d02r19-CTLFireability-2023-12 107394 m, -804543 m/sec, 645651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 10/232 3/5 Echo-PT-d02r19-CTLFireability-2023-12 205525 m, 19626 m/sec, 1331564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 15/232 5/5 Echo-PT-d02r19-CTLFireability-2023-12 304935 m, 19882 m/sec, 2038016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 37 (type EXCL) for Echo-PT-d02r19-CTLFireability-2023-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 Echo-PT-d02r19-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 251 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for Echo-PT-d02r19-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 722
[[35mlola[0m][I] fired transitions : 721
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 Echo-PT-d02r19-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 277 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for Echo-PT-d02r19-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 723
[[35mlola[0m][I] fired transitions : 724
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 Echo-PT-d02r19-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 307 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/307 2/2000 Echo-PT-d02r19-CTLFireability-2024-05 140030 m, 28006 m/sec, 732736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/307 4/2000 Echo-PT-d02r19-CTLFireability-2024-05 262608 m, 24515 m/sec, 1471645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 15/307 6/2000 Echo-PT-d02r19-CTLFireability-2024-05 384271 m, 24332 m/sec, 2213003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 20/307 7/2000 Echo-PT-d02r19-CTLFireability-2024-05 510319 m, 25209 m/sec, 2955095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 25/307 9/2000 Echo-PT-d02r19-CTLFireability-2024-05 634126 m, 24761 m/sec, 3693108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 30/307 11/2000 Echo-PT-d02r19-CTLFireability-2024-05 740885 m, 21351 m/sec, 4435708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 35/307 12/2000 Echo-PT-d02r19-CTLFireability-2024-05 852692 m, 22361 m/sec, 5181811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 40/307 14/2000 Echo-PT-d02r19-CTLFireability-2024-05 967244 m, 22910 m/sec, 5930385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 45/307 15/2000 Echo-PT-d02r19-CTLFireability-2024-05 1093967 m, 25344 m/sec, 6664338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 50/307 17/2000 Echo-PT-d02r19-CTLFireability-2024-05 1203633 m, 21933 m/sec, 7408916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 55/307 18/2000 Echo-PT-d02r19-CTLFireability-2024-05 1312335 m, 21740 m/sec, 8165718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 60/307 19/2000 Echo-PT-d02r19-CTLFireability-2024-05 1419974 m, 21527 m/sec, 8932375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 65/307 21/2000 Echo-PT-d02r19-CTLFireability-2024-05 1530158 m, 22036 m/sec, 9683983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 70/307 22/2000 Echo-PT-d02r19-CTLFireability-2024-05 1628769 m, 19722 m/sec, 10432389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 75/307 23/2000 Echo-PT-d02r19-CTLFireability-2024-05 1724000 m, 19046 m/sec, 11189057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 80/307 24/2000 Echo-PT-d02r19-CTLFireability-2024-05 1825966 m, 20393 m/sec, 11941270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 85/307 26/2000 Echo-PT-d02r19-CTLFireability-2024-05 1939346 m, 22676 m/sec, 12688107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 90/307 27/2000 Echo-PT-d02r19-CTLFireability-2024-05 2047961 m, 21723 m/sec, 13423820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 95/307 28/2000 Echo-PT-d02r19-CTLFireability-2024-05 2155355 m, 21478 m/sec, 14169117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 100/307 30/2000 Echo-PT-d02r19-CTLFireability-2024-05 2261101 m, 21149 m/sec, 14918547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 105/307 31/2000 Echo-PT-d02r19-CTLFireability-2024-05 2370429 m, 21865 m/sec, 15665178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 110/307 32/2000 Echo-PT-d02r19-CTLFireability-2024-05 2468955 m, 19705 m/sec, 16407880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 115/307 34/2000 Echo-PT-d02r19-CTLFireability-2024-05 2563165 m, 18842 m/sec, 17155580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 120/307 35/2000 Echo-PT-d02r19-CTLFireability-2024-05 2664740 m, 20315 m/sec, 17904350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 125/307 36/2000 Echo-PT-d02r19-CTLFireability-2024-05 2774296 m, 21911 m/sec, 18649778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 130/307 38/2000 Echo-PT-d02r19-CTLFireability-2024-05 2886458 m, 22432 m/sec, 19393270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 135/307 39/2000 Echo-PT-d02r19-CTLFireability-2024-05 2994012 m, 21510 m/sec, 20140871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 140/307 41/2000 Echo-PT-d02r19-CTLFireability-2024-05 3100522 m, 21302 m/sec, 20891968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 145/307 42/2000 Echo-PT-d02r19-CTLFireability-2024-05 3209876 m, 21870 m/sec, 21646273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 150/307 44/2000 Echo-PT-d02r19-CTLFireability-2024-05 3310304 m, 20085 m/sec, 22394023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 155/307 45/2000 Echo-PT-d02r19-CTLFireability-2024-05 3405573 m, 19053 m/sec, 23143129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 160/307 46/2000 Echo-PT-d02r19-CTLFireability-2024-05 3507359 m, 20357 m/sec, 23894800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 165/307 48/2000 Echo-PT-d02r19-CTLFireability-2024-05 3615107 m, 21549 m/sec, 24647121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 170/307 50/2000 Echo-PT-d02r19-CTLFireability-2024-05 3730033 m, 22985 m/sec, 25395338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 175/307 51/2000 Echo-PT-d02r19-CTLFireability-2024-05 3837554 m, 21504 m/sec, 26146851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 180/307 53/2000 Echo-PT-d02r19-CTLFireability-2024-05 3945407 m, 21570 m/sec, 26901963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 185/307 54/2000 Echo-PT-d02r19-CTLFireability-2024-05 4053975 m, 21713 m/sec, 27661531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 190/307 55/2000 Echo-PT-d02r19-CTLFireability-2024-05 4156510 m, 20507 m/sec, 28413407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 195/307 57/2000 Echo-PT-d02r19-CTLFireability-2024-05 4252511 m, 19200 m/sec, 29169289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 200/307 58/2000 Echo-PT-d02r19-CTLFireability-2024-05 4355251 m, 20548 m/sec, 29927157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 205/307 60/2000 Echo-PT-d02r19-CTLFireability-2024-05 4462417 m, 21433 m/sec, 30681363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 210/307 61/2000 Echo-PT-d02r19-CTLFireability-2024-05 4577614 m, 23039 m/sec, 31425869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 215/307 63/2000 Echo-PT-d02r19-CTLFireability-2024-05 4682784 m, 21034 m/sec, 32163749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 220/307 64/2000 Echo-PT-d02r19-CTLFireability-2024-05 4785439 m, 20531 m/sec, 32880866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 225/307 66/2000 Echo-PT-d02r19-CTLFireability-2024-05 4890827 m, 21077 m/sec, 33617256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 230/307 67/2000 Echo-PT-d02r19-CTLFireability-2024-05 4994629 m, 20760 m/sec, 34367433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 235/307 68/2000 Echo-PT-d02r19-CTLFireability-2024-05 5090625 m, 19199 m/sec, 35123456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 240/307 70/2000 Echo-PT-d02r19-CTLFireability-2024-05 5192389 m, 20352 m/sec, 35877640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 245/307 71/2000 Echo-PT-d02r19-CTLFireability-2024-05 5295751 m, 20672 m/sec, 36630145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 250/307 73/2000 Echo-PT-d02r19-CTLFireability-2024-05 5419728 m, 24795 m/sec, 37369828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 255/307 75/2000 Echo-PT-d02r19-CTLFireability-2024-05 5534554 m, 22965 m/sec, 38119938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 260/307 76/2000 Echo-PT-d02r19-CTLFireability-2024-05 5644089 m, 21907 m/sec, 38862813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 265/307 77/2000 Echo-PT-d02r19-CTLFireability-2024-05 5744583 m, 20098 m/sec, 39611293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 270/307 79/2000 Echo-PT-d02r19-CTLFireability-2024-05 5843731 m, 19829 m/sec, 40327959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 275/307 80/2000 Echo-PT-d02r19-CTLFireability-2024-05 5947860 m, 20825 m/sec, 41047343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 280/307 81/2000 Echo-PT-d02r19-CTLFireability-2024-05 6042451 m, 18918 m/sec, 41760542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 285/307 83/2000 Echo-PT-d02r19-CTLFireability-2024-05 6148562 m, 21222 m/sec, 42495737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 290/307 84/2000 Echo-PT-d02r19-CTLFireability-2024-05 6248148 m, 19917 m/sec, 43253614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 295/307 86/2000 Echo-PT-d02r19-CTLFireability-2024-05 6368651 m, 24100 m/sec, 43990927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 300/307 87/2000 Echo-PT-d02r19-CTLFireability-2024-05 6477310 m, 21731 m/sec, 44732142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 305/307 89/2000 Echo-PT-d02r19-CTLFireability-2024-05 6580773 m, 20692 m/sec, 45469806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for Echo-PT-d02r19-CTLFireability-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d02r19-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 307 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 Echo-PT-d02r19-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 2460 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/307 2/2000 Echo-PT-d02r19-CTLFireability-2024-00 132801 m, 26560 m/sec, 687721 t fired, .
[[35mlola[0m][.] 16 CTL EXCL 5/2460 2/5 Echo-PT-d02r19-CTLFireability-2024-05 132544 m, -1289645 m/sec, 686435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/307 4/2000 Echo-PT-d02r19-CTLFireability-2024-00 250740 m, 23587 m/sec, 1401218 t fired, .
[[35mlola[0m][.] 16 CTL EXCL 10/273 4/5 Echo-PT-d02r19-CTLFireability-2024-05 250670 m, 23625 m/sec, 1400817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 15/307 5/2000 Echo-PT-d02r19-CTLFireability-2024-00 369053 m, 23662 m/sec, 2117668 t fired, .
[[35mlola[0m][.] 16 CTL EXCL 15/273 5/5 Echo-PT-d02r19-CTLFireability-2024-05 368815 m, 23629 m/sec, 2115886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for Echo-PT-d02r19-CTLFireability-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 20/307 7/2000 Echo-PT-d02r19-CTLFireability-2024-00 496656 m, 25520 m/sec, 2869388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 25/307 9/2000 Echo-PT-d02r19-CTLFireability-2024-00 622360 m, 25140 m/sec, 3621557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 30/307 10/2000 Echo-PT-d02r19-CTLFireability-2024-00 731627 m, 21853 m/sec, 4369793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 35/307 12/2000 Echo-PT-d02r19-CTLFireability-2024-00 843105 m, 22295 m/sec, 5122795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 40/307 14/2000 Echo-PT-d02r19-CTLFireability-2024-00 959214 m, 23221 m/sec, 5873211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 45/307 15/2000 Echo-PT-d02r19-CTLFireability-2024-00 1085153 m, 25187 m/sec, 6612126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 50/307 17/2000 Echo-PT-d02r19-CTLFireability-2024-00 1195751 m, 22119 m/sec, 7357414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 55/307 18/2000 Echo-PT-d02r19-CTLFireability-2024-00 1304332 m, 21716 m/sec, 8111307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 60/307 19/2000 Echo-PT-d02r19-CTLFireability-2024-00 1409930 m, 21119 m/sec, 8860025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 65/307 20/2000 Echo-PT-d02r19-CTLFireability-2024-00 1515013 m, 21016 m/sec, 9578086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 70/307 22/2000 Echo-PT-d02r19-CTLFireability-2024-00 1609973 m, 18992 m/sec, 10292071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 75/307 23/2000 Echo-PT-d02r19-CTLFireability-2024-00 1701374 m, 18280 m/sec, 11010297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 80/307 24/2000 Echo-PT-d02r19-CTLFireability-2024-00 1799239 m, 19573 m/sec, 11731904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 85/307 25/2000 Echo-PT-d02r19-CTLFireability-2024-00 1899127 m, 19977 m/sec, 12452679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 90/307 27/2000 Echo-PT-d02r19-CTLFireability-2024-00 2011709 m, 22516 m/sec, 13159042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 95/307 28/2000 Echo-PT-d02r19-CTLFireability-2024-00 2112345 m, 20127 m/sec, 13874300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 100/307 29/2000 Echo-PT-d02r19-CTLFireability-2024-00 2215303 m, 20591 m/sec, 14590811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 105/307 31/2000 Echo-PT-d02r19-CTLFireability-2024-00 2318943 m, 20728 m/sec, 15310343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 110/307 32/2000 Echo-PT-d02r19-CTLFireability-2024-00 2420749 m, 20361 m/sec, 16024617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 115/307 33/2000 Echo-PT-d02r19-CTLFireability-2024-00 2510625 m, 17975 m/sec, 16740519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 120/307 34/2000 Echo-PT-d02r19-CTLFireability-2024-00 2605542 m, 18983 m/sec, 17460361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 125/307 36/2000 Echo-PT-d02r19-CTLFireability-2024-00 2702000 m, 19291 m/sec, 18176919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 130/307 37/2000 Echo-PT-d02r19-CTLFireability-2024-00 2812890 m, 22178 m/sec, 18890693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 135/307 38/2000 Echo-PT-d02r19-CTLFireability-2024-00 2921882 m, 21798 m/sec, 19633535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 140/307 40/2000 Echo-PT-d02r19-CTLFireability-2024-00 3028428 m, 21309 m/sec, 20386994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 145/307 41/2000 Echo-PT-d02r19-CTLFireability-2024-00 3134259 m, 21166 m/sec, 21120456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 150/307 43/2000 Echo-PT-d02r19-CTLFireability-2024-00 3239042 m, 20956 m/sec, 21848694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 155/307 44/2000 Echo-PT-d02r19-CTLFireability-2024-00 3334790 m, 19149 m/sec, 22582596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 160/307 45/2000 Echo-PT-d02r19-CTLFireability-2024-00 3427843 m, 18610 m/sec, 23315013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 165/307 47/2000 Echo-PT-d02r19-CTLFireability-2024-00 3525641 m, 19559 m/sec, 24038035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 170/307 48/2000 Echo-PT-d02r19-CTLFireability-2024-00 3634135 m, 21698 m/sec, 24759831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 175/307 50/2000 Echo-PT-d02r19-CTLFireability-2024-00 3741849 m, 21542 m/sec, 25480629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 180/307 51/2000 Echo-PT-d02r19-CTLFireability-2024-00 3845822 m, 20794 m/sec, 26203225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 185/307 53/2000 Echo-PT-d02r19-CTLFireability-2024-00 3949068 m, 20649 m/sec, 26930252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 190/307 54/2000 Echo-PT-d02r19-CTLFireability-2024-00 4053895 m, 20965 m/sec, 27660948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 195/307 55/2000 Echo-PT-d02r19-CTLFireability-2024-00 4152919 m, 19804 m/sec, 28385492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 200/307 57/2000 Echo-PT-d02r19-CTLFireability-2024-00 4245849 m, 18586 m/sec, 29114179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 205/307 58/2000 Echo-PT-d02r19-CTLFireability-2024-00 4344292 m, 19688 m/sec, 29842650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 210/307 59/2000 Echo-PT-d02r19-CTLFireability-2024-00 4444122 m, 19966 m/sec, 30567934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 215/307 61/2000 Echo-PT-d02r19-CTLFireability-2024-00 4557939 m, 22763 m/sec, 31284928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 220/307 62/2000 Echo-PT-d02r19-CTLFireability-2024-00 4658747 m, 20161 m/sec, 32001654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 225/307 64/2000 Echo-PT-d02r19-CTLFireability-2024-00 4762227 m, 20696 m/sec, 32721618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 230/307 65/2000 Echo-PT-d02r19-CTLFireability-2024-00 4866864 m, 20927 m/sec, 33446298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 235/307 67/2000 Echo-PT-d02r19-CTLFireability-2024-00 4969869 m, 20601 m/sec, 34168718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 240/307 68/2000 Echo-PT-d02r19-CTLFireability-2024-00 5060619 m, 18150 m/sec, 34890641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 245/307 69/2000 Echo-PT-d02r19-CTLFireability-2024-00 5156771 m, 19230 m/sec, 35619820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 250/307 71/2000 Echo-PT-d02r19-CTLFireability-2024-00 5255511 m, 19748 m/sec, 36351292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 255/307 72/2000 Echo-PT-d02r19-CTLFireability-2024-00 5367417 m, 22381 m/sec, 37069177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 260/307 74/2000 Echo-PT-d02r19-CTLFireability-2024-00 5485292 m, 23575 m/sec, 37784279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 265/307 75/2000 Echo-PT-d02r19-CTLFireability-2024-00 5591148 m, 21171 m/sec, 38501348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 270/307 77/2000 Echo-PT-d02r19-CTLFireability-2024-00 5693528 m, 20476 m/sec, 39213433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 275/307 78/2000 Echo-PT-d02r19-CTLFireability-2024-00 5787954 m, 18885 m/sec, 39932028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 280/307 79/2000 Echo-PT-d02r19-CTLFireability-2024-00 5892057 m, 20820 m/sec, 40647730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 285/307 81/2000 Echo-PT-d02r19-CTLFireability-2024-00 5988262 m, 19241 m/sec, 41367549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 290/307 82/2000 Echo-PT-d02r19-CTLFireability-2024-00 6088295 m, 20006 m/sec, 42088958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 295/307 84/2000 Echo-PT-d02r19-CTLFireability-2024-00 6191931 m, 20727 m/sec, 42807905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 300/307 85/2000 Echo-PT-d02r19-CTLFireability-2024-00 6291977 m, 20009 m/sec, 43532626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 305/307 86/2000 Echo-PT-d02r19-CTLFireability-2024-00 6407027 m, 23010 m/sec, 44241379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for Echo-PT-d02r19-CTLFireability-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 33 Echo-PT-d02r19-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 307 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d02r19-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 2150 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/2150 2/5 Echo-PT-d02r19-CTLFireability-2024-00 129168 m, -1255571 m/sec, 666510 t fired, .
[[35mlola[0m][.] 58 AGEF EXCL 5/307 2/2000 Echo-PT-d02r19-CTLFireability-2024-11 133478 m, 26695 m/sec, 691474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/2150 4/5 Echo-PT-d02r19-CTLFireability-2024-00 245870 m, 23340 m/sec, 1374847 t fired, .
[[35mlola[0m][.] 58 AGEF EXCL 10/268 4/2000 Echo-PT-d02r19-CTLFireability-2024-11 251923 m, 23689 m/sec, 1407868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 15/2150 5/5 Echo-PT-d02r19-CTLFireability-2024-00 365479 m, 23921 m/sec, 2092532 t fired, .
[[35mlola[0m][.] 58 AGEF EXCL 15/268 5/2000 Echo-PT-d02r19-CTLFireability-2024-11 370497 m, 23714 m/sec, 2126735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for Echo-PT-d02r19-CTLFireability-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 20/268 7/2000 Echo-PT-d02r19-CTLFireability-2024-11 493764 m, 24653 m/sec, 2852106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 25/307 9/2000 Echo-PT-d02r19-CTLFireability-2024-11 613656 m, 23978 m/sec, 3569335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 30/307 10/2000 Echo-PT-d02r19-CTLFireability-2024-11 719517 m, 21172 m/sec, 4284124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 35/307 11/2000 Echo-PT-d02r19-CTLFireability-2024-11 822755 m, 20647 m/sec, 5007188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 40/307 13/2000 Echo-PT-d02r19-CTLFireability-2024-11 937340 m, 22917 m/sec, 5723855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 45/307 14/2000 Echo-PT-d02r19-CTLFireability-2024-11 1055298 m, 23591 m/sec, 6438287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 50/307 16/2000 Echo-PT-d02r19-CTLFireability-2024-11 1166596 m, 22259 m/sec, 7142205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 55/307 17/2000 Echo-PT-d02r19-CTLFireability-2024-11 1267634 m, 20207 m/sec, 7862934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 60/307 18/2000 Echo-PT-d02r19-CTLFireability-2024-11 1373392 m, 21151 m/sec, 8596702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 65/307 19/2000 Echo-PT-d02r19-CTLFireability-2024-11 1482928 m, 21907 m/sec, 9361039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 70/307 21/2000 Echo-PT-d02r19-CTLFireability-2024-11 1587729 m, 20960 m/sec, 10111622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 75/307 22/2000 Echo-PT-d02r19-CTLFireability-2024-11 1684352 m, 19324 m/sec, 10871333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 80/307 23/2000 Echo-PT-d02r19-CTLFireability-2024-11 1785605 m, 20250 m/sec, 11623339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 85/307 24/2000 Echo-PT-d02r19-CTLFireability-2024-11 1884301 m, 19739 m/sec, 12348824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 90/307 26/2000 Echo-PT-d02r19-CTLFireability-2024-11 2001435 m, 23426 m/sec, 13089391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 95/307 27/2000 Echo-PT-d02r19-CTLFireability-2024-11 2106198 m, 20952 m/sec, 13831475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 100/307 28/2000 Echo-PT-d02r19-CTLFireability-2024-11 2210270 m, 20814 m/sec, 14556484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 105/307 30/2000 Echo-PT-d02r19-CTLFireability-2024-11 2315203 m, 20986 m/sec, 15283649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 110/307 31/2000 Echo-PT-d02r19-CTLFireability-2024-11 2418337 m, 20626 m/sec, 16006821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 115/307 32/2000 Echo-PT-d02r19-CTLFireability-2024-11 2509608 m, 18254 m/sec, 16733051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 120/307 33/2000 Echo-PT-d02r19-CTLFireability-2024-11 2606829 m, 19444 m/sec, 17467691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 125/307 35/2000 Echo-PT-d02r19-CTLFireability-2024-11 2704034 m, 19441 m/sec, 18189863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 130/307 36/2000 Echo-PT-d02r19-CTLFireability-2024-11 2816683 m, 22529 m/sec, 18912697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 135/307 37/2000 Echo-PT-d02r19-CTLFireability-2024-11 2922292 m, 21121 m/sec, 19636246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 140/307 39/2000 Echo-PT-d02r19-CTLFireability-2024-11 3025405 m, 20622 m/sec, 20363437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 145/307 40/2000 Echo-PT-d02r19-CTLFireability-2024-11 3130122 m, 20943 m/sec, 21095781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 150/307 42/2000 Echo-PT-d02r19-CTLFireability-2024-11 3235843 m, 21144 m/sec, 21826499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 155/307 43/2000 Echo-PT-d02r19-CTLFireability-2024-11 3331574 m, 19146 m/sec, 22554753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 160/307 44/2000 Echo-PT-d02r19-CTLFireability-2024-11 3423993 m, 18483 m/sec, 23290956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 165/307 45/2000 Echo-PT-d02r19-CTLFireability-2024-11 3523070 m, 19815 m/sec, 24018658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 170/307 47/2000 Echo-PT-d02r19-CTLFireability-2024-11 3631907 m, 21767 m/sec, 24745491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 175/307 48/2000 Echo-PT-d02r19-CTLFireability-2024-11 3740588 m, 21736 m/sec, 25471396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 180/307 50/2000 Echo-PT-d02r19-CTLFireability-2024-11 3845378 m, 20958 m/sec, 26200318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 185/307 51/2000 Echo-PT-d02r19-CTLFireability-2024-11 3949473 m, 20819 m/sec, 26933529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 190/307 53/2000 Echo-PT-d02r19-CTLFireability-2024-11 4054427 m, 20990 m/sec, 27664997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 195/307 54/2000 Echo-PT-d02r19-CTLFireability-2024-11 4154050 m, 19924 m/sec, 28394190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 200/307 55/2000 Echo-PT-d02r19-CTLFireability-2024-11 4247602 m, 18710 m/sec, 29128172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 205/307 56/2000 Echo-PT-d02r19-CTLFireability-2024-11 4346789 m, 19837 m/sec, 29863451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 210/307 58/2000 Echo-PT-d02r19-CTLFireability-2024-11 4448237 m, 20289 m/sec, 30597940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 215/307 59/2000 Echo-PT-d02r19-CTLFireability-2024-11 4564279 m, 23208 m/sec, 31328430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 220/307 61/2000 Echo-PT-d02r19-CTLFireability-2024-11 4667050 m, 20554 m/sec, 32059285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 225/307 62/2000 Echo-PT-d02r19-CTLFireability-2024-11 4772648 m, 21119 m/sec, 32792672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 230/307 64/2000 Echo-PT-d02r19-CTLFireability-2024-11 4878723 m, 21215 m/sec, 33529106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 235/307 65/2000 Echo-PT-d02r19-CTLFireability-2024-11 4981186 m, 20492 m/sec, 34259269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 240/307 66/2000 Echo-PT-d02r19-CTLFireability-2024-11 5074245 m, 18611 m/sec, 34994975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 245/307 68/2000 Echo-PT-d02r19-CTLFireability-2024-11 5173336 m, 19818 m/sec, 35731824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 250/307 69/2000 Echo-PT-d02r19-CTLFireability-2024-11 5272094 m, 19751 m/sec, 36468351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 255/307 71/2000 Echo-PT-d02r19-CTLFireability-2024-11 5391315 m, 23844 m/sec, 37200381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 260/307 72/2000 Echo-PT-d02r19-CTLFireability-2024-11 5507023 m, 23141 m/sec, 37935910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 265/307 73/2000 Echo-PT-d02r19-CTLFireability-2024-11 5614862 m, 21567 m/sec, 38675753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 270/307 75/2000 Echo-PT-d02r19-CTLFireability-2024-11 5719342 m, 20896 m/sec, 39407655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 275/307 76/2000 Echo-PT-d02r19-CTLFireability-2024-11 5819004 m, 19932 m/sec, 40144350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 280/307 77/2000 Echo-PT-d02r19-CTLFireability-2024-11 5923568 m, 20912 m/sec, 40873983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 285/307 79/2000 Echo-PT-d02r19-CTLFireability-2024-11 6019596 m, 19205 m/sec, 41607224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-02: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-07: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2024-11: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r19-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 AGEF EXCL 290/307 80/2000 Echo-PT-d02r19-CTLFireability-2024-11 6126718 m, 21424 m/sec, 42340389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r19-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d02r19"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Echo-PT-d02r19, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267300098"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d02r19.tgz
mv Echo-PT-d02r19 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;