About the Execution of LoLA for Echo-PT-d02r09
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16202.991 | 1380123.00 | 1405719.00 | 5290.10 | ???F??????????TF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267300076.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Echo-PT-d02r09, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267300076
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 784K
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 15:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.3K Apr 12 04:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 86K Apr 12 04:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 12 04:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 114K Apr 12 04:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 303K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d02r09-LTLFireability-00
FORMULA_NAME Echo-PT-d02r09-LTLFireability-01
FORMULA_NAME Echo-PT-d02r09-LTLFireability-02
FORMULA_NAME Echo-PT-d02r09-LTLFireability-03
FORMULA_NAME Echo-PT-d02r09-LTLFireability-04
FORMULA_NAME Echo-PT-d02r09-LTLFireability-05
FORMULA_NAME Echo-PT-d02r09-LTLFireability-06
FORMULA_NAME Echo-PT-d02r09-LTLFireability-07
FORMULA_NAME Echo-PT-d02r09-LTLFireability-08
FORMULA_NAME Echo-PT-d02r09-LTLFireability-09
FORMULA_NAME Echo-PT-d02r09-LTLFireability-10
FORMULA_NAME Echo-PT-d02r09-LTLFireability-11
FORMULA_NAME Echo-PT-d02r09-LTLFireability-12
FORMULA_NAME Echo-PT-d02r09-LTLFireability-13
FORMULA_NAME Echo-PT-d02r09-LTLFireability-14
FORMULA_NAME Echo-PT-d02r09-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717020570883
FORMULA Echo-PT-d02r09-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r09-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r09-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717021951006
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 13 Echo-PT-d02r09-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 27 (type CNST) for 20 Echo-PT-d02r09-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 27 (type CNST) for Echo-PT-d02r09-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for Echo-PT-d02r09-LTLFireability-03
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 22:09:31] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 68 (type CNST) for 65 Echo-PT-d02r09-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 68 (type CNST) for Echo-PT-d02r09-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 Echo-PT-d02r09-LTLFireability-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 56 Echo-PT-d02r09-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 20 Echo-PT-d02r09-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for Echo-PT-d02r09-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 651
[[35mlola[0m][I] fired transitions : 1358
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 Echo-PT-d02r09-LTLFireability-02
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for Echo-PT-d02r09-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for Echo-PT-d02r09-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 4/224 4/2000 Echo-PT-d02r09-LTLFireability-02 425338 m, 85067 m/sec, 2231501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 9/224 8/2000 Echo-PT-d02r09-LTLFireability-02 914733 m, 97879 m/sec, 4910250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 14/224 11/2000 Echo-PT-d02r09-LTLFireability-02 1378484 m, 92750 m/sec, 7532831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 19/224 14/2000 Echo-PT-d02r09-LTLFireability-02 1787236 m, 81750 m/sec, 10139977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 24/224 17/2000 Echo-PT-d02r09-LTLFireability-02 2198115 m, 82175 m/sec, 12793740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 29/224 20/2000 Echo-PT-d02r09-LTLFireability-02 2590406 m, 78458 m/sec, 15367227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 34/224 23/2000 Echo-PT-d02r09-LTLFireability-02 2996014 m, 81121 m/sec, 17957421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 39/224 26/2000 Echo-PT-d02r09-LTLFireability-02 3401728 m, 81142 m/sec, 20575654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 44/224 29/2000 Echo-PT-d02r09-LTLFireability-02 3793375 m, 78329 m/sec, 23152666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 49/224 32/2000 Echo-PT-d02r09-LTLFireability-02 4198856 m, 81096 m/sec, 25738591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 54/224 35/2000 Echo-PT-d02r09-LTLFireability-02 4606674 m, 81563 m/sec, 28366956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 59/224 38/2000 Echo-PT-d02r09-LTLFireability-02 4997011 m, 78067 m/sec, 30941909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 64/224 41/2000 Echo-PT-d02r09-LTLFireability-02 5403781 m, 81354 m/sec, 33528107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 69/224 44/2000 Echo-PT-d02r09-LTLFireability-02 5812618 m, 81767 m/sec, 36166310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 74/224 47/2000 Echo-PT-d02r09-LTLFireability-02 6202094 m, 77895 m/sec, 38739205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 79/224 50/2000 Echo-PT-d02r09-LTLFireability-02 6612194 m, 82020 m/sec, 41341368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 84/224 54/2000 Echo-PT-d02r09-LTLFireability-02 7019163 m, 81393 m/sec, 43967970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 89/224 57/2000 Echo-PT-d02r09-LTLFireability-02 7409927 m, 78152 m/sec, 46551274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 94/224 60/2000 Echo-PT-d02r09-LTLFireability-02 7817843 m, 81583 m/sec, 49135157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 99/224 63/2000 Echo-PT-d02r09-LTLFireability-02 8221941 m, 80819 m/sec, 51744628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 104/224 66/2000 Echo-PT-d02r09-LTLFireability-02 8610574 m, 77726 m/sec, 54324281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 109/224 69/2000 Echo-PT-d02r09-LTLFireability-02 9023617 m, 82608 m/sec, 56930984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 114/224 72/2000 Echo-PT-d02r09-LTLFireability-02 9427770 m, 80830 m/sec, 59541810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 119/224 75/2000 Echo-PT-d02r09-LTLFireability-02 9811307 m, 76707 m/sec, 62099609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 124/224 78/2000 Echo-PT-d02r09-LTLFireability-02 10223347 m, 82408 m/sec, 64688254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 129/224 81/2000 Echo-PT-d02r09-LTLFireability-02 10628936 m, 81117 m/sec, 67309571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 134/224 84/2000 Echo-PT-d02r09-LTLFireability-02 11015100 m, 77232 m/sec, 69892206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 139/224 87/2000 Echo-PT-d02r09-LTLFireability-02 11432346 m, 83449 m/sec, 72506752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 144/224 91/2000 Echo-PT-d02r09-LTLFireability-02 11840866 m, 81704 m/sec, 75146929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 149/224 94/2000 Echo-PT-d02r09-LTLFireability-02 12231268 m, 78080 m/sec, 77747315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 154/224 97/2000 Echo-PT-d02r09-LTLFireability-02 12680471 m, 89840 m/sec, 80374650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 159/224 100/2000 Echo-PT-d02r09-LTLFireability-02 13081036 m, 80113 m/sec, 82981895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 164/224 103/2000 Echo-PT-d02r09-LTLFireability-02 13485070 m, 80806 m/sec, 85590646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 169/224 106/2000 Echo-PT-d02r09-LTLFireability-02 13886810 m, 80348 m/sec, 88207752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 174/224 109/2000 Echo-PT-d02r09-LTLFireability-02 14291527 m, 80943 m/sec, 90824323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 179/224 112/2000 Echo-PT-d02r09-LTLFireability-02 14708279 m, 83350 m/sec, 93429136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 184/224 115/2000 Echo-PT-d02r09-LTLFireability-02 15073674 m, 73079 m/sec, 95999777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 189/224 118/2000 Echo-PT-d02r09-LTLFireability-02 15443838 m, 74032 m/sec, 98589875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 194/224 121/2000 Echo-PT-d02r09-LTLFireability-02 15817852 m, 74802 m/sec, 101201093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 199/224 124/2000 Echo-PT-d02r09-LTLFireability-02 16210301 m, 78489 m/sec, 103840490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 204/224 126/2000 Echo-PT-d02r09-LTLFireability-02 16592898 m, 76519 m/sec, 106449646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 209/224 129/2000 Echo-PT-d02r09-LTLFireability-02 16975050 m, 76430 m/sec, 109082986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 214/224 132/2000 Echo-PT-d02r09-LTLFireability-02 17362953 m, 77580 m/sec, 111633802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 219/224 135/2000 Echo-PT-d02r09-LTLFireability-02 17731604 m, 73730 m/sec, 114168701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 224/224 138/2000 Echo-PT-d02r09-LTLFireability-02 18118639 m, 77407 m/sec, 116722310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 11 (type EXCL) for Echo-PT-d02r09-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 Echo-PT-d02r09-LTLFireability-13
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 Echo-PT-d02r09-LTLFireability-02
[[35mlola[0m][I] time limit : 3369 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for Echo-PT-d02r09-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 163
[[35mlola[0m][I] fired transitions : 163
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 5/224 4/5 Echo-PT-d02r09-LTLFireability-02 471731 m, -3529381 m/sec, 2486605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 11 (type EXCL) for Echo-PT-d02r09-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 Echo-PT-d02r09-LTLFireability-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for Echo-PT-d02r09-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 163
[[35mlola[0m][I] fired transitions : 163
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 Echo-PT-d02r09-LTLFireability-09
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/258 4/2000 Echo-PT-d02r09-LTLFireability-09 504423 m, 100884 m/sec, 2666719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/258 8/2000 Echo-PT-d02r09-LTLFireability-09 991243 m, 97364 m/sec, 5329317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/258 12/2000 Echo-PT-d02r09-LTLFireability-09 1443943 m, 90540 m/sec, 7907741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/258 14/2000 Echo-PT-d02r09-LTLFireability-09 1842524 m, 79716 m/sec, 10497233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 25/258 17/2000 Echo-PT-d02r09-LTLFireability-09 2249100 m, 81315 m/sec, 13125615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 30/258 20/2000 Echo-PT-d02r09-LTLFireability-09 2648523 m, 79884 m/sec, 15697099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 35/258 23/2000 Echo-PT-d02r09-LTLFireability-09 3046484 m, 79592 m/sec, 18281979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 40/258 26/2000 Echo-PT-d02r09-LTLFireability-09 3450825 m, 80868 m/sec, 20897011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 45/258 29/2000 Echo-PT-d02r09-LTLFireability-09 3851265 m, 80088 m/sec, 23477160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 50/258 32/2000 Echo-PT-d02r09-LTLFireability-09 4251233 m, 79993 m/sec, 26072397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 55/258 35/2000 Echo-PT-d02r09-LTLFireability-09 4655809 m, 80915 m/sec, 28688193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 60/258 38/2000 Echo-PT-d02r09-LTLFireability-09 5053293 m, 79496 m/sec, 31257938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 65/258 42/2000 Echo-PT-d02r09-LTLFireability-09 5452674 m, 79876 m/sec, 33841129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 70/258 45/2000 Echo-PT-d02r09-LTLFireability-09 5858301 m, 81125 m/sec, 36463409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 75/258 48/2000 Echo-PT-d02r09-LTLFireability-09 6258389 m, 80017 m/sec, 39053264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 80/258 51/2000 Echo-PT-d02r09-LTLFireability-09 6661675 m, 80657 m/sec, 41659593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 85/258 54/2000 Echo-PT-d02r09-LTLFireability-09 7068091 m, 81283 m/sec, 44286489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 90/258 57/2000 Echo-PT-d02r09-LTLFireability-09 7463716 m, 79125 m/sec, 46849123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 95/258 60/2000 Echo-PT-d02r09-LTLFireability-09 7861528 m, 79562 m/sec, 49417805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 100/258 63/2000 Echo-PT-d02r09-LTLFireability-09 8265169 m, 80728 m/sec, 52027136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 105/258 66/2000 Echo-PT-d02r09-LTLFireability-09 8661766 m, 79319 m/sec, 54605309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 110/258 69/2000 Echo-PT-d02r09-LTLFireability-09 9062390 m, 80124 m/sec, 57182568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 115/258 72/2000 Echo-PT-d02r09-LTLFireability-09 9451236 m, 77769 m/sec, 59695267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 120/258 75/2000 Echo-PT-d02r09-LTLFireability-09 9843287 m, 78410 m/sec, 62273501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 125/258 78/2000 Echo-PT-d02r09-LTLFireability-09 10252869 m, 81916 m/sec, 64885245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 130/258 82/2000 Echo-PT-d02r09-LTLFireability-09 10662502 m, 81926 m/sec, 67528216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 135/258 85/2000 Echo-PT-d02r09-LTLFireability-09 11060026 m, 79504 m/sec, 70134892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 140/258 88/2000 Echo-PT-d02r09-LTLFireability-09 11469805 m, 81955 m/sec, 72749841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 145/258 91/2000 Echo-PT-d02r09-LTLFireability-09 11879665 m, 81972 m/sec, 75400126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 150/258 94/2000 Echo-PT-d02r09-LTLFireability-09 12277103 m, 79487 m/sec, 77998215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 155/258 97/2000 Echo-PT-d02r09-LTLFireability-09 12719262 m, 88431 m/sec, 80627766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 160/258 100/2000 Echo-PT-d02r09-LTLFireability-09 13121850 m, 80517 m/sec, 83247847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 165/258 103/2000 Echo-PT-d02r09-LTLFireability-09 13526163 m, 80862 m/sec, 85859029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 170/258 106/2000 Echo-PT-d02r09-LTLFireability-09 13929013 m, 80570 m/sec, 88482428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 175/258 110/2000 Echo-PT-d02r09-LTLFireability-09 14335439 m, 81285 m/sec, 91108151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 180/258 113/2000 Echo-PT-d02r09-LTLFireability-09 14747781 m, 82468 m/sec, 93709852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 185/258 115/2000 Echo-PT-d02r09-LTLFireability-09 15115449 m, 73533 m/sec, 96275659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 190/258 118/2000 Echo-PT-d02r09-LTLFireability-09 15481179 m, 73146 m/sec, 98853776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 195/258 121/2000 Echo-PT-d02r09-LTLFireability-09 15853811 m, 74526 m/sec, 101456467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 200/258 124/2000 Echo-PT-d02r09-LTLFireability-09 16248958 m, 79029 m/sec, 104084232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 205/258 127/2000 Echo-PT-d02r09-LTLFireability-09 16625889 m, 75386 m/sec, 106680215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 210/258 130/2000 Echo-PT-d02r09-LTLFireability-09 17005847 m, 75991 m/sec, 109299062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 215/258 132/2000 Echo-PT-d02r09-LTLFireability-09 17391477 m, 77126 m/sec, 111823198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 220/258 135/2000 Echo-PT-d02r09-LTLFireability-09 17758995 m, 73503 m/sec, 114345148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 225/258 138/2000 Echo-PT-d02r09-LTLFireability-09 18144745 m, 77150 m/sec, 116887305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 230/258 142/2000 Echo-PT-d02r09-LTLFireability-09 18566979 m, 84446 m/sec, 119454891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 235/258 144/2000 Echo-PT-d02r09-LTLFireability-09 18937374 m, 74079 m/sec, 122002054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 240/258 147/2000 Echo-PT-d02r09-LTLFireability-09 19305066 m, 73538 m/sec, 124558879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 245/258 150/2000 Echo-PT-d02r09-LTLFireability-09 19662056 m, 71398 m/sec, 127117186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 250/258 153/2000 Echo-PT-d02r09-LTLFireability-09 20023426 m, 72274 m/sec, 129701874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 255/258 155/2000 Echo-PT-d02r09-LTLFireability-09 20396811 m, 74677 m/sec, 132292720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for Echo-PT-d02r09-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 Echo-PT-d02r09-LTLFireability-08
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 Echo-PT-d02r09-LTLFireability-09
[[35mlola[0m][I] time limit : 3099 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for Echo-PT-d02r09-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 167
[[35mlola[0m][I] fired transitions : 167
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/258 4/5 Echo-PT-d02r09-LTLFireability-09 511249 m, -3977112 m/sec, 2704389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for Echo-PT-d02r09-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 Echo-PT-d02r09-LTLFireability-06
[[35mlola[0m][I] time limit : 280 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 5/280 4/2000 Echo-PT-d02r09-LTLFireability-06 511933 m, 102386 m/sec, 2708225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 10/280 8/2000 Echo-PT-d02r09-LTLFireability-06 1003156 m, 98244 m/sec, 5396176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 15/280 12/2000 Echo-PT-d02r09-LTLFireability-06 1459705 m, 91309 m/sec, 8010592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 20/280 15/2000 Echo-PT-d02r09-LTLFireability-06 1862703 m, 80599 m/sec, 10631471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 25/280 18/2000 Echo-PT-d02r09-LTLFireability-06 2269104 m, 81280 m/sec, 13256149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 30/280 21/2000 Echo-PT-d02r09-LTLFireability-06 2669082 m, 79995 m/sec, 15831031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 35/280 24/2000 Echo-PT-d02r09-LTLFireability-06 3065937 m, 79371 m/sec, 18407987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 40/280 27/2000 Echo-PT-d02r09-LTLFireability-06 3467108 m, 80234 m/sec, 21002875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 45/280 29/2000 Echo-PT-d02r09-LTLFireability-06 3862924 m, 79163 m/sec, 23550142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 50/280 32/2000 Echo-PT-d02r09-LTLFireability-06 4258188 m, 79052 m/sec, 26117677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 55/280 35/2000 Echo-PT-d02r09-LTLFireability-06 4662221 m, 80806 m/sec, 28730781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 60/280 39/2000 Echo-PT-d02r09-LTLFireability-06 5059101 m, 79376 m/sec, 31289254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 65/280 42/2000 Echo-PT-d02r09-LTLFireability-06 5458136 m, 79807 m/sec, 33877100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 70/280 45/2000 Echo-PT-d02r09-LTLFireability-06 5862477 m, 80868 m/sec, 36490862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 75/280 48/2000 Echo-PT-d02r09-LTLFireability-06 6259022 m, 79309 m/sec, 39057232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 80/280 51/2000 Echo-PT-d02r09-LTLFireability-06 6658550 m, 79905 m/sec, 41639011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 85/280 54/2000 Echo-PT-d02r09-LTLFireability-06 7032721 m, 74834 m/sec, 44055933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 90/280 57/2000 Echo-PT-d02r09-LTLFireability-06 7416710 m, 76797 m/sec, 46588760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 95/280 60/2000 Echo-PT-d02r09-LTLFireability-06 7821393 m, 80936 m/sec, 49160604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 100/280 63/2000 Echo-PT-d02r09-LTLFireability-06 8224722 m, 80665 m/sec, 51763007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 105/280 66/2000 Echo-PT-d02r09-LTLFireability-06 8583511 m, 71757 m/sec, 54169508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 110/280 69/2000 Echo-PT-d02r09-LTLFireability-06 8975322 m, 78362 m/sec, 56617381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 115/280 72/2000 Echo-PT-d02r09-LTLFireability-06 9378200 m, 80575 m/sec, 59234032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 120/280 75/2000 Echo-PT-d02r09-LTLFireability-06 9763623 m, 77084 m/sec, 61806737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 125/280 78/2000 Echo-PT-d02r09-LTLFireability-06 10174947 m, 82264 m/sec, 64374653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 130/280 81/2000 Echo-PT-d02r09-LTLFireability-06 10579920 m, 80994 m/sec, 67004239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 135/280 84/2000 Echo-PT-d02r09-LTLFireability-06 10967576 m, 77531 m/sec, 69588465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 140/280 87/2000 Echo-PT-d02r09-LTLFireability-06 11379009 m, 82286 m/sec, 72160331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 145/280 90/2000 Echo-PT-d02r09-LTLFireability-06 11784710 m, 81140 m/sec, 74795900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 150/280 93/2000 Echo-PT-d02r09-LTLFireability-06 12175253 m, 78108 m/sec, 77396584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 155/280 97/2000 Echo-PT-d02r09-LTLFireability-06 12625940 m, 90137 m/sec, 80017555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 160/280 100/2000 Echo-PT-d02r09-LTLFireability-06 13026143 m, 80040 m/sec, 82618274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 165/280 103/2000 Echo-PT-d02r09-LTLFireability-06 13424749 m, 79721 m/sec, 85215795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 170/280 106/2000 Echo-PT-d02r09-LTLFireability-06 13829913 m, 81032 m/sec, 87830211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 175/280 109/2000 Echo-PT-d02r09-LTLFireability-06 14233308 m, 80679 m/sec, 90456478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 180/280 112/2000 Echo-PT-d02r09-LTLFireability-06 14648703 m, 83079 m/sec, 93064310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 185/280 115/2000 Echo-PT-d02r09-LTLFireability-06 15018978 m, 74055 m/sec, 95612777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 190/280 117/2000 Echo-PT-d02r09-LTLFireability-06 15386072 m, 73418 m/sec, 98180654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 195/280 120/2000 Echo-PT-d02r09-LTLFireability-06 15756394 m, 74064 m/sec, 100764339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 200/280 123/2000 Echo-PT-d02r09-LTLFireability-06 16130840 m, 74889 m/sec, 103363552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 205/280 126/2000 Echo-PT-d02r09-LTLFireability-06 16521581 m, 78148 m/sec, 105965154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 210/280 129/2000 Echo-PT-d02r09-LTLFireability-06 16901554 m, 75994 m/sec, 108582686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 215/280 132/2000 Echo-PT-d02r09-LTLFireability-06 17294638 m, 78616 m/sec, 111154514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 220/280 135/2000 Echo-PT-d02r09-LTLFireability-06 17662349 m, 73542 m/sec, 113684657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 225/280 138/2000 Echo-PT-d02r09-LTLFireability-06 18040430 m, 75616 m/sec, 116233516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 230/280 141/2000 Echo-PT-d02r09-LTLFireability-06 18467660 m, 85446 m/sec, 118806763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 235/280 144/2000 Echo-PT-d02r09-LTLFireability-06 18845075 m, 75483 m/sec, 121351766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 240/280 146/2000 Echo-PT-d02r09-LTLFireability-06 19203565 m, 71698 m/sec, 123892001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 245/280 149/2000 Echo-PT-d02r09-LTLFireability-06 19571393 m, 73565 m/sec, 126449441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 250/280 152/2000 Echo-PT-d02r09-LTLFireability-06 19930079 m, 71737 m/sec, 129007731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 255/280 155/2000 Echo-PT-d02r09-LTLFireability-06 20288804 m, 71745 m/sec, 131577235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 260/280 157/2000 Echo-PT-d02r09-LTLFireability-06 20659751 m, 74189 m/sec, 134156844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 265/280 160/2000 Echo-PT-d02r09-LTLFireability-06 21026628 m, 73375 m/sec, 136750476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 270/280 163/2000 Echo-PT-d02r09-LTLFireability-06 21421955 m, 79065 m/sec, 139333071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 275/280 166/2000 Echo-PT-d02r09-LTLFireability-06 21782930 m, 72195 m/sec, 141868472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 280/280 169/2000 Echo-PT-d02r09-LTLFireability-06 22146086 m, 72631 m/sec, 144410995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 39 (type EXCL) for Echo-PT-d02r09-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 20 Echo-PT-d02r09-LTLFireability-04
[[35mlola[0m][I] time limit : 280 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 Echo-PT-d02r09-LTLFireability-06
[[35mlola[0m][I] time limit : 2804 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/280 4/2000 Echo-PT-d02r09-LTLFireability-04 485214 m, 97042 m/sec, 2560928 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 5/2804 4/5 Echo-PT-d02r09-LTLFireability-06 483639 m, -4332489 m/sec, 2552123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 39 (type EXCL) for Echo-PT-d02r09-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 10/280 8/2000 Echo-PT-d02r09-LTLFireability-04 967507 m, 96458 m/sec, 5197856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 15/280 11/2000 Echo-PT-d02r09-LTLFireability-04 1427727 m, 92044 m/sec, 7809467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 20/280 14/2000 Echo-PT-d02r09-LTLFireability-04 1829791 m, 80412 m/sec, 10414236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 25/280 17/2000 Echo-PT-d02r09-LTLFireability-04 2235693 m, 81180 m/sec, 13038357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 30/280 20/2000 Echo-PT-d02r09-LTLFireability-04 2632414 m, 79344 m/sec, 15604884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 35/280 23/2000 Echo-PT-d02r09-LTLFireability-04 3028898 m, 79296 m/sec, 18167659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 40/280 26/2000 Echo-PT-d02r09-LTLFireability-04 3432244 m, 80669 m/sec, 20775915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 45/280 29/2000 Echo-PT-d02r09-LTLFireability-04 3829655 m, 79482 m/sec, 23351975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 50/280 32/2000 Echo-PT-d02r09-LTLFireability-04 4229767 m, 80022 m/sec, 25932644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 55/280 35/2000 Echo-PT-d02r09-LTLFireability-04 4633629 m, 80772 m/sec, 28543331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 60/280 38/2000 Echo-PT-d02r09-LTLFireability-04 5028406 m, 78955 m/sec, 31114391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 65/280 41/2000 Echo-PT-d02r09-LTLFireability-04 5430708 m, 80460 m/sec, 33698506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 70/280 44/2000 Echo-PT-d02r09-LTLFireability-04 5835176 m, 80893 m/sec, 36313366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 75/280 47/2000 Echo-PT-d02r09-LTLFireability-04 6227997 m, 78564 m/sec, 38881990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 80/280 50/2000 Echo-PT-d02r09-LTLFireability-04 6630085 m, 80417 m/sec, 41453520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 85/280 54/2000 Echo-PT-d02r09-LTLFireability-04 7034723 m, 80927 m/sec, 44069135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 90/280 57/2000 Echo-PT-d02r09-LTLFireability-04 7426272 m, 78309 m/sec, 46641706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 95/280 60/2000 Echo-PT-d02r09-LTLFireability-04 7834008 m, 81547 m/sec, 49243142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 100/280 63/2000 Echo-PT-d02r09-LTLFireability-04 8241877 m, 81573 m/sec, 51874882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 105/280 66/2000 Echo-PT-d02r09-LTLFireability-04 8611612 m, 73947 m/sec, 54329654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 110/280 69/2000 Echo-PT-d02r09-LTLFireability-04 9029305 m, 83538 m/sec, 56970433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 115/280 72/2000 Echo-PT-d02r09-LTLFireability-04 9442841 m, 82707 m/sec, 59641454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 120/280 75/2000 Echo-PT-d02r09-LTLFireability-04 9840489 m, 79529 m/sec, 62257868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 125/280 78/2000 Echo-PT-d02r09-LTLFireability-04 10247825 m, 81467 m/sec, 64854574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 130/280 81/2000 Echo-PT-d02r09-LTLFireability-04 10652987 m, 81032 m/sec, 67466974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 135/280 84/2000 Echo-PT-d02r09-LTLFireability-04 11041600 m, 77722 m/sec, 70033515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 140/280 87/2000 Echo-PT-d02r09-LTLFireability-04 11451724 m, 82024 m/sec, 72637045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 145/280 91/2000 Echo-PT-d02r09-LTLFireability-04 11861153 m, 81885 m/sec, 75279509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 150/280 94/2000 Echo-PT-d02r09-LTLFireability-04 12255497 m, 78868 m/sec, 77878957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 155/280 97/2000 Echo-PT-d02r09-LTLFireability-04 12701616 m, 89223 m/sec, 80512767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 160/280 100/2000 Echo-PT-d02r09-LTLFireability-04 13101250 m, 79926 m/sec, 83113623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 165/280 103/2000 Echo-PT-d02r09-LTLFireability-04 13504055 m, 80561 m/sec, 85714599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 170/280 106/2000 Echo-PT-d02r09-LTLFireability-04 13905186 m, 80226 m/sec, 88334214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 175/280 109/2000 Echo-PT-d02r09-LTLFireability-04 14310027 m, 80968 m/sec, 90941089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 180/280 112/2000 Echo-PT-d02r09-LTLFireability-04 14723550 m, 82704 m/sec, 93538532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 185/280 115/2000 Echo-PT-d02r09-LTLFireability-04 15086873 m, 72664 m/sec, 96097447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 190/280 118/2000 Echo-PT-d02r09-LTLFireability-04 15453774 m, 73380 m/sec, 98657382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 195/280 120/2000 Echo-PT-d02r09-LTLFireability-04 15818507 m, 72946 m/sec, 101206210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 200/280 123/2000 Echo-PT-d02r09-LTLFireability-04 16202092 m, 76717 m/sec, 103791901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 205/280 126/2000 Echo-PT-d02r09-LTLFireability-04 16583566 m, 76294 m/sec, 106383417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 210/280 129/2000 Echo-PT-d02r09-LTLFireability-04 16963769 m, 76040 m/sec, 109004135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 215/280 132/2000 Echo-PT-d02r09-LTLFireability-04 17350886 m, 77423 m/sec, 111549917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 220/280 135/2000 Echo-PT-d02r09-LTLFireability-04 17719049 m, 73632 m/sec, 114081260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 225/280 138/2000 Echo-PT-d02r09-LTLFireability-04 18103364 m, 76863 m/sec, 116628323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 230/280 141/2000 Echo-PT-d02r09-LTLFireability-04 18527669 m, 84861 m/sec, 119198405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 235/280 144/2000 Echo-PT-d02r09-LTLFireability-04 18898780 m, 74222 m/sec, 121749159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 240/280 147/2000 Echo-PT-d02r09-LTLFireability-04 19264655 m, 73175 m/sec, 124289326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 245/280 149/2000 Echo-PT-d02r09-LTLFireability-04 19624393 m, 71947 m/sec, 126834586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 250/280 152/2000 Echo-PT-d02r09-LTLFireability-04 19982398 m, 71601 m/sec, 129400661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 255/280 155/2000 Echo-PT-d02r09-LTLFireability-04 20347662 m, 73052 m/sec, 131969081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 260/280 158/2000 Echo-PT-d02r09-LTLFireability-04 20715094 m, 73486 m/sec, 134532452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 265/280 160/2000 Echo-PT-d02r09-LTLFireability-04 21075771 m, 72135 m/sec, 137119526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 270/280 163/2000 Echo-PT-d02r09-LTLFireability-04 21469119 m, 78669 m/sec, 139668572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 275/280 166/2000 Echo-PT-d02r09-LTLFireability-04 21829921 m, 72160 m/sec, 142189226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 280/280 169/2000 Echo-PT-d02r09-LTLFireability-04 22193045 m, 72624 m/sec, 144731741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for Echo-PT-d02r09-LTLFireability-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 1 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Echo-PT-d02r09-LTLFireability-01
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 20 Echo-PT-d02r09-LTLFireability-04
[[35mlola[0m][I] time limit : 2519 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/279 4/2000 Echo-PT-d02r09-LTLFireability-01 433455 m, 86691 m/sec, 2171717 t fired, .
[[35mlola[0m][.] 29 LTL EXCL 5/2519 4/5 Echo-PT-d02r09-LTLFireability-04 506983 m, -4337212 m/sec, 2680712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for Echo-PT-d02r09-LTLFireability-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/279 6/2000 Echo-PT-d02r09-LTLFireability-01 848853 m, 83079 m/sec, 4455376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/279 10/2000 Echo-PT-d02r09-LTLFireability-01 1303329 m, 90895 m/sec, 6951047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/279 13/2000 Echo-PT-d02r09-LTLFireability-01 1761657 m, 91665 m/sec, 9468910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/279 16/2000 Echo-PT-d02r09-LTLFireability-01 2216614 m, 90991 m/sec, 11971374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/279 19/2000 Echo-PT-d02r09-LTLFireability-01 2632645 m, 83206 m/sec, 14404323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/279 22/2000 Echo-PT-d02r09-LTLFireability-01 3021110 m, 77693 m/sec, 16694049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/279 24/2000 Echo-PT-d02r09-LTLFireability-01 3382384 m, 72254 m/sec, 19041386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/279 27/2000 Echo-PT-d02r09-LTLFireability-01 3743883 m, 72299 m/sec, 21388565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 669
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/279 29/2000 Echo-PT-d02r09-LTLFireability-01 4102327 m, 71688 m/sec, 23713624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/279 32/2000 Echo-PT-d02r09-LTLFireability-01 4464225 m, 72379 m/sec, 26030226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/279 34/2000 Echo-PT-d02r09-LTLFireability-01 4805439 m, 68242 m/sec, 28325588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 676
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/279 37/2000 Echo-PT-d02r09-LTLFireability-01 5149485 m, 68809 m/sec, 30563389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/279 39/2000 Echo-PT-d02r09-LTLFireability-01 5511840 m, 72471 m/sec, 32790182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/279 42/2000 Echo-PT-d02r09-LTLFireability-01 5857629 m, 69157 m/sec, 35036077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 684
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/279 44/2000 Echo-PT-d02r09-LTLFireability-01 6205829 m, 69640 m/sec, 37296603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 686
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/279 46/2000 Echo-PT-d02r09-LTLFireability-01 6557021 m, 70238 m/sec, 39577963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/279 49/2000 Echo-PT-d02r09-LTLFireability-01 6906839 m, 69963 m/sec, 41829112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/279 51/2000 Echo-PT-d02r09-LTLFireability-01 7242211 m, 67074 m/sec, 44077172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/279 54/2000 Echo-PT-d02r09-LTLFireability-01 7583479 m, 68253 m/sec, 46288379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/279 56/2000 Echo-PT-d02r09-LTLFireability-01 7939185 m, 71141 m/sec, 48486955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/279 58/2000 Echo-PT-d02r09-LTLFireability-01 8288503 m, 69863 m/sec, 50755760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 700
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/279 61/2000 Echo-PT-d02r09-LTLFireability-01 8643812 m, 71061 m/sec, 53063212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 703
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/279 63/2000 Echo-PT-d02r09-LTLFireability-01 8999034 m, 71044 m/sec, 55370060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/279 66/2000 Echo-PT-d02r09-LTLFireability-01 9354455 m, 71084 m/sec, 57657784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 708
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/279 68/2000 Echo-PT-d02r09-LTLFireability-01 9691800 m, 67469 m/sec, 59928946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 710
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/279 71/2000 Echo-PT-d02r09-LTLFireability-01 10048633 m, 71366 m/sec, 62185671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/279 73/2000 Echo-PT-d02r09-LTLFireability-01 10406990 m, 71671 m/sec, 64447605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 715
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/279 76/2000 Echo-PT-d02r09-LTLFireability-01 10755571 m, 69716 m/sec, 66710593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 718
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/279 78/2000 Echo-PT-d02r09-LTLFireability-01 11103775 m, 69640 m/sec, 68972496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 720
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/279 81/2000 Echo-PT-d02r09-LTLFireability-01 11453834 m, 70011 m/sec, 71245257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/279 83/2000 Echo-PT-d02r09-LTLFireability-01 11799027 m, 69038 m/sec, 73465667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 725
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/279 85/2000 Echo-PT-d02r09-LTLFireability-01 12128945 m, 65983 m/sec, 75697370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/279 88/2000 Echo-PT-d02r09-LTLFireability-01 12484474 m, 71105 m/sec, 77919500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/279 91/2000 Echo-PT-d02r09-LTLFireability-01 12837625 m, 70630 m/sec, 80163762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/279 93/2000 Echo-PT-d02r09-LTLFireability-01 13192870 m, 71049 m/sec, 82470763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/279 96/2000 Echo-PT-d02r09-LTLFireability-01 13549741 m, 71374 m/sec, 84788603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/279 98/2000 Echo-PT-d02r09-LTLFireability-01 13908820 m, 71815 m/sec, 87120908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 740
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/279 101/2000 Echo-PT-d02r09-LTLFireability-01 14264447 m, 71125 m/sec, 89411237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 743
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/279 103/2000 Echo-PT-d02r09-LTLFireability-01 14600081 m, 67126 m/sec, 91704397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/279 106/2000 Echo-PT-d02r09-LTLFireability-01 14978888 m, 75761 m/sec, 94003430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 748
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/279 108/2000 Echo-PT-d02r09-LTLFireability-01 15331331 m, 70488 m/sec, 96292067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/279 111/2000 Echo-PT-d02r09-LTLFireability-01 15685557 m, 70845 m/sec, 98592387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 753
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/279 113/2000 Echo-PT-d02r09-LTLFireability-01 16042385 m, 71365 m/sec, 100909887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 755
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/279 116/2000 Echo-PT-d02r09-LTLFireability-01 16403712 m, 72265 m/sec, 103239312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 758
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/279 118/2000 Echo-PT-d02r09-LTLFireability-01 16756152 m, 70488 m/sec, 105532636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 760
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/279 121/2000 Echo-PT-d02r09-LTLFireability-01 17088498 m, 66469 m/sec, 107831215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 763
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/279 123/2000 Echo-PT-d02r09-LTLFireability-01 17472887 m, 76877 m/sec, 110133786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 765
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/279 126/2000 Echo-PT-d02r09-LTLFireability-01 17827173 m, 70857 m/sec, 112434473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 768
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/279 128/2000 Echo-PT-d02r09-LTLFireability-01 18183904 m, 71346 m/sec, 114751370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 770
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/279 131/2000 Echo-PT-d02r09-LTLFireability-01 18542795 m, 71778 m/sec, 117082490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 773
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/279 134/2000 Echo-PT-d02r09-LTLFireability-01 18905167 m, 72474 m/sec, 119408950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 776
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/279 136/2000 Echo-PT-d02r09-LTLFireability-01 19251524 m, 69271 m/sec, 121709280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 778
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/279 138/2000 Echo-PT-d02r09-LTLFireability-01 19590897 m, 67874 m/sec, 124013443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/279 141/2000 Echo-PT-d02r09-LTLFireability-01 19977598 m, 77340 m/sec, 126336712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 783
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for Echo-PT-d02r09-LTLFireability-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 786
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d02r09-LTLFireability-00
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Echo-PT-d02r09-LTLFireability-01
[[35mlola[0m][I] time limit : 2239 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/279 6/2000 Echo-PT-d02r09-LTLFireability-00 726788 m, 145357 m/sec, 2273863 t fired, .
[[35mlola[0m][.] 4 LTL EXCL 5/2239 4/5 Echo-PT-d02r09-LTLFireability-01 494268 m, -3896666 m/sec, 2506413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 796
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for Echo-PT-d02r09-LTLFireability-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/279 11/2000 Echo-PT-d02r09-LTLFireability-00 1385490 m, 131740 m/sec, 4475099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 800
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mEcho-PT-d02r09-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mEcho-PT-d02r09-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-02: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-04: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Echo-PT-d02r09-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/279 16/2000 Echo-PT-d02r09-LTLFireability-00 1991293 m, 121160 m/sec, 6705804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 802
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d02r09"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Echo-PT-d02r09, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267300076"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d02r09.tgz
mv Echo-PT-d02r09 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;