About the Execution of LoLA for ERK-PT-010000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16193.659 | 192254.00 | 184072.00 | 1009.40 | ??????????F???F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267200060.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ERK-PT-010000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267200060
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 540K
-rw-r--r-- 1 mcc users 7.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 15:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 11 21:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 162K Apr 11 21:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 21:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 107K Apr 11 21:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 6.7K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ERK-PT-010000-LTLFireability-00
FORMULA_NAME ERK-PT-010000-LTLFireability-01
FORMULA_NAME ERK-PT-010000-LTLFireability-02
FORMULA_NAME ERK-PT-010000-LTLFireability-03
FORMULA_NAME ERK-PT-010000-LTLFireability-04
FORMULA_NAME ERK-PT-010000-LTLFireability-05
FORMULA_NAME ERK-PT-010000-LTLFireability-06
FORMULA_NAME ERK-PT-010000-LTLFireability-07
FORMULA_NAME ERK-PT-010000-LTLFireability-08
FORMULA_NAME ERK-PT-010000-LTLFireability-09
FORMULA_NAME ERK-PT-010000-LTLFireability-10
FORMULA_NAME ERK-PT-010000-LTLFireability-11
FORMULA_NAME ERK-PT-010000-LTLFireability-12
FORMULA_NAME ERK-PT-010000-LTLFireability-13
FORMULA_NAME ERK-PT-010000-LTLFireability-14
FORMULA_NAME ERK-PT-010000-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717016617152
FORMULA ERK-PT-010000-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-010000-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717016809406
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 53 (type CNST) for 50 ERK-PT-010000-LTLFireability-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ERK-PT-010000-LTLFireability-07
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type CNST) for ERK-PT-010000-LTLFireability-14
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 21:03:37] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 67 (type FNDP) for 34 ERK-PT-010000-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 34 ERK-PT-010000-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 24 ERK-PT-010000-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type FNDP) for ERK-PT-010000-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for ERK-PT-010000-LTLFireability-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 24 ERK-PT-010000-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for ERK-PT-010000-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for ERK-PT-010000-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ERK-PT-010000-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20008
[[35mlola[0m][I] fired transitions : 20009
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 ERK-PT-010000-LTLFireability-15
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for ERK-PT-010000-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for ERK-PT-010000-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20007
[[35mlola[0m][I] fired transitions : 20007
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ERK-PT-010000-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for ERK-PT-010000-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20004
[[35mlola[0m][I] fired transitions : 20004
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 ERK-PT-010000-LTLFireability-11
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for ERK-PT-010000-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 40013
[[35mlola[0m][I] fired transitions : 50015
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ERK-PT-010000-LTLFireability-09
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ERK-PT-010000-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20034
[[35mlola[0m][I] fired transitions : 20047
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ERK-PT-010000-LTLFireability-04
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/360 16/2000 ERK-PT-010000-LTLFireability-04 2442541 m, 488508 m/sec, 6071579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/360 33/2000 ERK-PT-010000-LTLFireability-04 4949572 m, 501406 m/sec, 12336714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/360 50/2000 ERK-PT-010000-LTLFireability-04 7615734 m, 533232 m/sec, 18999758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/360 67/2000 ERK-PT-010000-LTLFireability-04 10256258 m, 528104 m/sec, 25600747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/360 83/2000 ERK-PT-010000-LTLFireability-04 12738143 m, 496377 m/sec, 31803740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 30/360 100/2000 ERK-PT-010000-LTLFireability-04 15276949 m, 507761 m/sec, 38148727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 35/360 117/2000 ERK-PT-010000-LTLFireability-04 17888177 m, 522245 m/sec, 44675941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 40/360 133/2000 ERK-PT-010000-LTLFireability-04 20497519 m, 521868 m/sec, 51198876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 45/360 148/2000 ERK-PT-010000-LTLFireability-04 22759790 m, 452454 m/sec, 56854572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 50/360 164/2000 ERK-PT-010000-LTLFireability-04 25214372 m, 490916 m/sec, 62990338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 55/360 181/2000 ERK-PT-010000-LTLFireability-04 27821015 m, 521328 m/sec, 69505843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 60/360 196/2000 ERK-PT-010000-LTLFireability-04 30151249 m, 466046 m/sec, 75329945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 65/360 213/2000 ERK-PT-010000-LTLFireability-04 32696621 m, 509074 m/sec, 81693499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 70/360 229/2000 ERK-PT-010000-LTLFireability-04 35200712 m, 500818 m/sec, 87952967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 75/360 245/2000 ERK-PT-010000-LTLFireability-04 37749022 m, 509662 m/sec, 94323456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 80/360 262/2000 ERK-PT-010000-LTLFireability-04 40283387 m, 506873 m/sec, 100658411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 85/360 278/2000 ERK-PT-010000-LTLFireability-04 42826149 m, 508552 m/sec, 107014825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 90/360 295/2000 ERK-PT-010000-LTLFireability-04 45372217 m, 509213 m/sec, 113379671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 95/360 311/2000 ERK-PT-010000-LTLFireability-04 47947893 m, 515135 m/sec, 119815522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 100/360 328/2000 ERK-PT-010000-LTLFireability-04 50508312 m, 512083 m/sec, 126219374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 105/360 344/2000 ERK-PT-010000-LTLFireability-04 53033244 m, 504986 m/sec, 132527737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 110/360 361/2000 ERK-PT-010000-LTLFireability-04 55590808 m, 511512 m/sec, 138924039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 115/360 377/2000 ERK-PT-010000-LTLFireability-04 58060230 m, 493884 m/sec, 145097032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 120/360 394/2000 ERK-PT-010000-LTLFireability-04 60644354 m, 516824 m/sec, 151554883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 125/360 410/2000 ERK-PT-010000-LTLFireability-04 63115028 m, 494134 m/sec, 157731627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 130/360 428/2000 ERK-PT-010000-LTLFireability-04 65931759 m, 563346 m/sec, 164774184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 135/360 446/2000 ERK-PT-010000-LTLFireability-04 68625248 m, 538697 m/sec, 171505553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 140/360 463/2000 ERK-PT-010000-LTLFireability-04 71340492 m, 543048 m/sec, 178292874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 145/360 480/2000 ERK-PT-010000-LTLFireability-04 73922034 m, 516308 m/sec, 184748186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 150/360 497/2000 ERK-PT-010000-LTLFireability-04 76505910 m, 516775 m/sec, 191207469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 155/360 514/2000 ERK-PT-010000-LTLFireability-04 79140486 m, 526915 m/sec, 197790356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 160/360 532/2000 ERK-PT-010000-LTLFireability-04 81953891 m, 562681 m/sec, 204825456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 165/360 549/2000 ERK-PT-010000-LTLFireability-04 84629877 m, 535197 m/sec, 211515805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 170/360 568/2000 ERK-PT-010000-LTLFireability-04 87464673 m, 566959 m/sec, 218600658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mERK-PT-010000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-08: CONJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] ERK-PT-010000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 175/360 584/2000 ERK-PT-010000-LTLFireability-04 90030435 m, 513152 m/sec, 225016483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ERK-PT-010000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ERK-PT-010000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267200060"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ERK-PT-010000.tgz
mv ERK-PT-010000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;