About the Execution of LoLA for ERK-PT-001000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.871 | 225436.00 | 225788.00 | 858.20 | ???????F??F??FFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267200052.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ERK-PT-001000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267200052
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 444K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 19 15:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 21:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 116K Apr 11 21:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Apr 11 21:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Apr 11 21:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 6.7K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ERK-PT-001000-LTLFireability-00
FORMULA_NAME ERK-PT-001000-LTLFireability-01
FORMULA_NAME ERK-PT-001000-LTLFireability-02
FORMULA_NAME ERK-PT-001000-LTLFireability-03
FORMULA_NAME ERK-PT-001000-LTLFireability-04
FORMULA_NAME ERK-PT-001000-LTLFireability-05
FORMULA_NAME ERK-PT-001000-LTLFireability-06
FORMULA_NAME ERK-PT-001000-LTLFireability-07
FORMULA_NAME ERK-PT-001000-LTLFireability-08
FORMULA_NAME ERK-PT-001000-LTLFireability-09
FORMULA_NAME ERK-PT-001000-LTLFireability-10
FORMULA_NAME ERK-PT-001000-LTLFireability-11
FORMULA_NAME ERK-PT-001000-LTLFireability-12
FORMULA_NAME ERK-PT-001000-LTLFireability-13
FORMULA_NAME ERK-PT-001000-LTLFireability-14
FORMULA_NAME ERK-PT-001000-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717015903021
FORMULA ERK-PT-001000-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-001000-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-001000-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-001000-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-001000-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717016128457
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 ERK-PT-001000-LTLFireability-10
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ERK-PT-001000-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2003
[[35mlola[0m][I] fired transitions : 2003
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 ERK-PT-001000-LTLFireability-07
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 0 ERK-PT-001000-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for ERK-PT-001000-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2005
[[35mlola[0m][I] fired transitions : 2005
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 ERK-PT-001000-LTLFireability-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for ERK-PT-001000-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 50 ERK-PT-001000-LTLFireability-14
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for ERK-PT-001000-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2024
[[35mlola[0m][I] fired transitions : 2030
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ERK-PT-001000-LTLFireability-13
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for ERK-PT-001000-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2006
[[35mlola[0m][I] fired transitions : 2006
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 ERK-PT-001000-LTLFireability-09
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for ERK-PT-001000-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for ERK-PT-001000-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11999
[[35mlola[0m][I] fired transitions : 11999
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 ERK-PT-001000-LTLFireability-08
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for ERK-PT-001000-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2004
[[35mlola[0m][I] fired transitions : 2004
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 22 ERK-PT-001000-LTLFireability-06
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ERK-PT-001000-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2002
[[35mlola[0m][I] fired transitions : 2002
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ERK-PT-001000-LTLFireability-04
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/400 19/2000 ERK-PT-001000-LTLFireability-04 2816639 m, 563327 m/sec, 7268885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/400 34/2000 ERK-PT-001000-LTLFireability-04 5155390 m, 467750 m/sec, 13781630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/400 48/2000 ERK-PT-001000-LTLFireability-04 7361141 m, 441150 m/sec, 19865200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/400 62/2000 ERK-PT-001000-LTLFireability-04 9437210 m, 415213 m/sec, 25579336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 25/400 76/2000 ERK-PT-001000-LTLFireability-04 11572839 m, 427125 m/sec, 31458913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 30/400 88/2000 ERK-PT-001000-LTLFireability-04 13560177 m, 397467 m/sec, 36925906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 35/400 102/2000 ERK-PT-001000-LTLFireability-04 15611225 m, 410209 m/sec, 42561495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 40/400 115/2000 ERK-PT-001000-LTLFireability-04 17647759 m, 407306 m/sec, 48165559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 45/400 128/2000 ERK-PT-001000-LTLFireability-04 19654716 m, 401391 m/sec, 53687553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 50/400 140/2000 ERK-PT-001000-LTLFireability-04 21583456 m, 385748 m/sec, 58980561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 55/400 153/2000 ERK-PT-001000-LTLFireability-04 23540553 m, 391419 m/sec, 64350338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 60/400 165/2000 ERK-PT-001000-LTLFireability-04 25418310 m, 375551 m/sec, 69502856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 65/400 178/2000 ERK-PT-001000-LTLFireability-04 27344717 m, 385281 m/sec, 74785974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 70/400 190/2000 ERK-PT-001000-LTLFireability-04 29219711 m, 374998 m/sec, 79940862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 75/400 201/2000 ERK-PT-001000-LTLFireability-04 30966647 m, 349387 m/sec, 84735482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 80/400 213/2000 ERK-PT-001000-LTLFireability-04 32734725 m, 353615 m/sec, 89595265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 85/400 224/2000 ERK-PT-001000-LTLFireability-04 34524473 m, 357949 m/sec, 94500505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 90/400 236/2000 ERK-PT-001000-LTLFireability-04 36296204 m, 354346 m/sec, 99369975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 95/400 248/2000 ERK-PT-001000-LTLFireability-04 38100337 m, 360826 m/sec, 104316386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 100/400 259/2000 ERK-PT-001000-LTLFireability-04 39927625 m, 365457 m/sec, 109340966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 105/400 271/2000 ERK-PT-001000-LTLFireability-04 41685219 m, 351518 m/sec, 114174754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 110/400 282/2000 ERK-PT-001000-LTLFireability-04 43474048 m, 357765 m/sec, 119096471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 115/400 294/2000 ERK-PT-001000-LTLFireability-04 45210566 m, 347303 m/sec, 123854529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 120/400 305/2000 ERK-PT-001000-LTLFireability-04 47027006 m, 363288 m/sec, 128824637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 125/400 316/2000 ERK-PT-001000-LTLFireability-04 48706546 m, 335908 m/sec, 133430073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 130/400 328/2000 ERK-PT-001000-LTLFireability-04 50469289 m, 352548 m/sec, 138265085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 135/400 339/2000 ERK-PT-001000-LTLFireability-04 52131537 m, 332449 m/sec, 142819894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 140/400 350/2000 ERK-PT-001000-LTLFireability-04 53842992 m, 342291 m/sec, 147504035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 145/400 361/2000 ERK-PT-001000-LTLFireability-04 55531810 m, 337763 m/sec, 152153181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 150/400 372/2000 ERK-PT-001000-LTLFireability-04 57243026 m, 342243 m/sec, 156847508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 155/400 383/2000 ERK-PT-001000-LTLFireability-04 58914475 m, 334289 m/sec, 161454460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 160/400 394/2000 ERK-PT-001000-LTLFireability-04 60602096 m, 337524 m/sec, 166070608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 165/400 404/2000 ERK-PT-001000-LTLFireability-04 62238805 m, 327341 m/sec, 170539320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 170/400 415/2000 ERK-PT-001000-LTLFireability-04 63939564 m, 340151 m/sec, 175204846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 175/400 426/2000 ERK-PT-001000-LTLFireability-04 65561946 m, 324476 m/sec, 179649771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 180/400 437/2000 ERK-PT-001000-LTLFireability-04 67286055 m, 344821 m/sec, 184361210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 185/400 447/2000 ERK-PT-001000-LTLFireability-04 68913404 m, 325469 m/sec, 188820536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 190/400 458/2000 ERK-PT-001000-LTLFireability-04 70571074 m, 331534 m/sec, 193355812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 195/400 468/2000 ERK-PT-001000-LTLFireability-04 72149707 m, 315726 m/sec, 197681836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 200/400 479/2000 ERK-PT-001000-LTLFireability-04 73817245 m, 333507 m/sec, 202238541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 205/400 489/2000 ERK-PT-001000-LTLFireability-04 75362272 m, 309005 m/sec, 206469085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 210/400 500/2000 ERK-PT-001000-LTLFireability-04 76989011 m, 325347 m/sec, 210925248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 215/400 510/2000 ERK-PT-001000-LTLFireability-04 78591325 m, 320462 m/sec, 215301166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mERK-PT-001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 220/400 521/2000 ERK-PT-001000-LTLFireability-04 80252535 m, 332242 m/sec, 219863548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ERK-PT-001000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ERK-PT-001000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267200052"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ERK-PT-001000.tgz
mv ERK-PT-001000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;