About the Execution of LoLA for ERK-PT-000100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.943 | 355812.00 | 321144.00 | 1595.40 | ?????????T??T??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267200042.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ERK-PT-000100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267200042
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 448K
-rw-r--r-- 1 mcc users 8.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 11 21:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 99K Apr 11 21:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Apr 11 21:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Apr 11 21:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 6.7K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-00
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-01
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-02
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-03
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-04
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-05
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-06
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-07
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-08
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-09
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-10
FORMULA_NAME ERK-PT-000100-CTLFireability-2024-11
FORMULA_NAME ERK-PT-000100-CTLFireability-2023-12
FORMULA_NAME ERK-PT-000100-CTLFireability-2023-13
FORMULA_NAME ERK-PT-000100-CTLFireability-2023-14
FORMULA_NAME ERK-PT-000100-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717015164163
FORMULA ERK-PT-000100-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-000100-CTLFireability-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717015519975
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 ERK-PT-000100-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for ERK-PT-000100-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ERK-PT-000100-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 6 ERK-PT-000100-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 6 ERK-PT-000100-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 15 ERK-PT-000100-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for ERK-PT-000100-CTLFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for ERK-PT-000100-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 72 (type FNDP) for 36 ERK-PT-000100-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 36 ERK-PT-000100-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for ERK-PT-000100-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 15 ERK-PT-000100-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type FNDP) for ERK-PT-000100-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 73 (type EQUN) for ERK-PT-000100-CTLFireability-2023-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for ERK-PT-000100-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for ERK-PT-000100-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/211 12/2000 ERK-PT-000100-CTLFireability-2024-00 2915494 m, 583098 m/sec, 5706891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/211 23/2000 ERK-PT-000100-CTLFireability-2024-00 5643485 m, 545598 m/sec, 11381242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 15/211 34/2000 ERK-PT-000100-CTLFireability-2024-00 8210303 m, 513363 m/sec, 17002653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 20/211 43/2000 ERK-PT-000100-CTLFireability-2024-00 10497943 m, 457528 m/sec, 22348399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 25/211 53/2000 ERK-PT-000100-CTLFireability-2024-00 13029407 m, 506292 m/sec, 28010442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 30/211 62/2000 ERK-PT-000100-CTLFireability-2024-00 15239802 m, 442079 m/sec, 33202593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 35/211 71/2000 ERK-PT-000100-CTLFireability-2024-00 17402703 m, 432580 m/sec, 38533679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 40/211 79/2000 ERK-PT-000100-CTLFireability-2024-00 19453670 m, 410193 m/sec, 43469282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 45/211 87/2000 ERK-PT-000100-CTLFireability-2024-00 21427913 m, 394848 m/sec, 48319130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 50/211 95/2000 ERK-PT-000100-CTLFireability-2024-00 23378521 m, 390121 m/sec, 53081025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 55/211 103/2000 ERK-PT-000100-CTLFireability-2024-00 25379196 m, 400135 m/sec, 58232728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 60/211 110/2000 ERK-PT-000100-CTLFireability-2024-00 27240205 m, 372201 m/sec, 63356804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 65/211 118/2000 ERK-PT-000100-CTLFireability-2024-00 29145402 m, 381039 m/sec, 68421650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 70/211 126/2000 ERK-PT-000100-CTLFireability-2024-00 31159922 m, 402904 m/sec, 73402954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 75/211 133/2000 ERK-PT-000100-CTLFireability-2024-00 33007656 m, 369546 m/sec, 78293266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 80/211 141/2000 ERK-PT-000100-CTLFireability-2024-00 34878073 m, 374083 m/sec, 83384048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 85/211 149/2000 ERK-PT-000100-CTLFireability-2024-00 37007763 m, 425938 m/sec, 88459665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 90/211 156/2000 ERK-PT-000100-CTLFireability-2024-00 38721837 m, 342814 m/sec, 93163278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 95/211 164/2000 ERK-PT-000100-CTLFireability-2024-00 40715880 m, 398808 m/sec, 97909257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 100/211 172/2000 ERK-PT-000100-CTLFireability-2024-00 42562876 m, 369399 m/sec, 102733859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 105/211 179/2000 ERK-PT-000100-CTLFireability-2024-00 44374977 m, 362420 m/sec, 107569924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 110/211 186/2000 ERK-PT-000100-CTLFireability-2024-00 46072618 m, 339528 m/sec, 112572516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 115/211 192/2000 ERK-PT-000100-CTLFireability-2024-00 47650317 m, 315539 m/sec, 117635663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 120/211 200/2000 ERK-PT-000100-CTLFireability-2024-00 49698917 m, 409720 m/sec, 122537981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 125/211 207/2000 ERK-PT-000100-CTLFireability-2024-00 51288552 m, 317927 m/sec, 127227040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 130/211 213/2000 ERK-PT-000100-CTLFireability-2024-00 52906058 m, 323501 m/sec, 132293335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 135/211 220/2000 ERK-PT-000100-CTLFireability-2024-00 54519233 m, 322635 m/sec, 136900344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 140/211 228/2000 ERK-PT-000100-CTLFireability-2024-00 56507327 m, 397618 m/sec, 141895549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 145/211 235/2000 ERK-PT-000100-CTLFireability-2024-00 58227323 m, 343999 m/sec, 146538238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 150/211 242/2000 ERK-PT-000100-CTLFireability-2024-00 59995351 m, 353605 m/sec, 151426408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 155/211 250/2000 ERK-PT-000100-CTLFireability-2024-00 62060642 m, 413058 m/sec, 156415705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 160/211 256/2000 ERK-PT-000100-CTLFireability-2024-00 63620887 m, 312049 m/sec, 161254865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 165/211 263/2000 ERK-PT-000100-CTLFireability-2024-00 65435100 m, 362842 m/sec, 165907826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 170/211 270/2000 ERK-PT-000100-CTLFireability-2024-00 66978872 m, 308754 m/sec, 170769718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 175/211 277/2000 ERK-PT-000100-CTLFireability-2024-00 68832966 m, 370818 m/sec, 175667126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 180/211 284/2000 ERK-PT-000100-CTLFireability-2024-00 70587231 m, 350853 m/sec, 180440889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 185/211 291/2000 ERK-PT-000100-CTLFireability-2024-00 72218764 m, 326306 m/sec, 185287059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 190/211 297/2000 ERK-PT-000100-CTLFireability-2024-00 73692368 m, 294720 m/sec, 190217406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 195/211 303/2000 ERK-PT-000100-CTLFireability-2024-00 75227658 m, 307058 m/sec, 194794445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 200/211 309/2000 ERK-PT-000100-CTLFireability-2024-00 76689761 m, 292420 m/sec, 199674225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 205/211 315/2000 ERK-PT-000100-CTLFireability-2024-00 78355782 m, 333204 m/sec, 204494379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 210/211 322/2000 ERK-PT-000100-CTLFireability-2024-00 79969626 m, 322768 m/sec, 209295241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for ERK-PT-000100-CTLFireability-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 45 ERK-PT-000100-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ERK-PT-000100-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 3385 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for ERK-PT-000100-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for ERK-PT-000100-CTLFireability-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-15: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 45 ERK-PT-000100-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for ERK-PT-000100-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 ERK-PT-000100-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/281 20/2000 ERK-PT-000100-CTLFireability-2023-14 4894781 m, 978956 m/sec, 5237787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/281 40/2000 ERK-PT-000100-CTLFireability-2023-14 9903332 m, 1001710 m/sec, 10794444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 15/281 60/2000 ERK-PT-000100-CTLFireability-2023-14 14733345 m, 966002 m/sec, 16373117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 20/281 78/2000 ERK-PT-000100-CTLFireability-2023-14 19335513 m, 920433 m/sec, 22000863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 25/281 94/2000 ERK-PT-000100-CTLFireability-2023-14 23180549 m, 769007 m/sec, 27068497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 30/281 109/2000 ERK-PT-000100-CTLFireability-2023-14 27080532 m, 779996 m/sec, 32260296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 35/281 125/2000 ERK-PT-000100-CTLFireability-2023-14 30930706 m, 770034 m/sec, 37402131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 40/281 140/2000 ERK-PT-000100-CTLFireability-2023-14 34631811 m, 740221 m/sec, 42437333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 45/281 154/2000 ERK-PT-000100-CTLFireability-2023-14 38178830 m, 709403 m/sec, 47209527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 50/281 168/2000 ERK-PT-000100-CTLFireability-2023-14 41740410 m, 712316 m/sec, 52142143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 55/281 183/2000 ERK-PT-000100-CTLFireability-2023-14 45389397 m, 729797 m/sec, 57082626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 60/281 197/2000 ERK-PT-000100-CTLFireability-2023-14 48808479 m, 683816 m/sec, 62032328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 65/281 210/2000 ERK-PT-000100-CTLFireability-2023-14 52177374 m, 673779 m/sec, 66692047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 70/281 223/2000 ERK-PT-000100-CTLFireability-2023-14 55315635 m, 627652 m/sec, 71192492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 75/281 236/2000 ERK-PT-000100-CTLFireability-2023-14 58650744 m, 667021 m/sec, 75778047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 80/281 249/2000 ERK-PT-000100-CTLFireability-2023-14 61915573 m, 652965 m/sec, 80488284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 85/281 268/2000 ERK-PT-000100-CTLFireability-2023-14 66538136 m, 924512 m/sec, 85559776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 90/281 282/2000 ERK-PT-000100-CTLFireability-2023-14 70174088 m, 727190 m/sec, 90500039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 95/281 295/2000 ERK-PT-000100-CTLFireability-2023-14 73248193 m, 614821 m/sec, 94921429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 116/281 297/2000 ERK-PT-000100-CTLFireability-2023-14 73882286 m, 126818 m/sec, 95931931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-12: EF true findpath[0m
[[35mlola[0m][.] [1m[32mERK-PT-000100-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-02: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-05: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ERK-PT-000100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 135/281 297/2000 ERK-PT-000100-CTLFireability-2023-14 73888460 m, 1234 m/sec, 95942365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ERK-PT-000100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ERK-PT-000100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267200042"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ERK-PT-000100.tgz
mv ERK-PT-000100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;