About the Execution of LoLA for EGFr-PT-10421
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.472 | 746253.00 | 760884.00 | 2883.10 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636267100018.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is EGFr-PT-10421, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636267100018
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 20K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 77K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Apr 22 14:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Apr 22 14:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 23K Apr 22 14:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 11 16:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Apr 11 16:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 26K Apr 11 16:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Apr 11 16:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw------- 1 mcc users 672K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-00
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-01
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-02
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-03
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-04
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-05
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-06
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-07
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-08
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-09
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-10
FORMULA_NAME EGFr-PT-10421-CTLFireability-2024-11
FORMULA_NAME EGFr-PT-10421-CTLFireability-2023-12
FORMULA_NAME EGFr-PT-10421-CTLFireability-2023-13
FORMULA_NAME EGFr-PT-10421-CTLFireability-2023-14
FORMULA_NAME EGFr-PT-10421-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717012423104
BK_STOP 1717013169357
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 239 transitions removed,49 places removed
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 EGFr-PT-10421-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for EGFr-PT-10421-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 EGFr-PT-10421-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for EGFr-PT-10421-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 EGFr-PT-10421-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for EGFr-PT-10421-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 EGFr-PT-10421-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 EGFr-PT-10421-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for EGFr-PT-10421-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 EGFr-PT-10421-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 EGFr-PT-10421-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for EGFr-PT-10421-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 EGFr-PT-10421-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for EGFr-PT-10421-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 EGFr-PT-10421-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 EGFr-PT-10421-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 EGFr-PT-10421-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for EGFr-PT-10421-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for EGFr-PT-10421-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for EGFr-PT-10421-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for EGFr-PT-10421-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for EGFr-PT-10421-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 EGFr-PT-10421-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 720 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/720 5/2000 EGFr-PT-10421-CTLFireability-2024-03 991972 m, 198394 m/sec, 3572744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/720 8/2000 EGFr-PT-10421-CTLFireability-2024-03 1876321 m, 176869 m/sec, 6998350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/720 12/2000 EGFr-PT-10421-CTLFireability-2024-03 2725507 m, 169837 m/sec, 10379444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/720 15/2000 EGFr-PT-10421-CTLFireability-2024-03 3541293 m, 163157 m/sec, 13678465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/720 19/2000 EGFr-PT-10421-CTLFireability-2024-03 4405702 m, 172881 m/sec, 17221440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/720 22/2000 EGFr-PT-10421-CTLFireability-2024-03 5229930 m, 164845 m/sec, 20635455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/720 26/2000 EGFr-PT-10421-CTLFireability-2024-03 6047256 m, 163465 m/sec, 24043907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/720 29/2000 EGFr-PT-10421-CTLFireability-2024-03 6819291 m, 154407 m/sec, 27280023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 45/720 32/2000 EGFr-PT-10421-CTLFireability-2024-03 7619629 m, 160067 m/sec, 30657998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 50/720 36/2000 EGFr-PT-10421-CTLFireability-2024-03 8402089 m, 156492 m/sec, 33986787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 55/720 39/2000 EGFr-PT-10421-CTLFireability-2024-03 9175445 m, 154671 m/sec, 37297000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 60/720 42/2000 EGFr-PT-10421-CTLFireability-2024-03 9932551 m, 151421 m/sec, 40550741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 65/720 45/2000 EGFr-PT-10421-CTLFireability-2024-03 10692541 m, 151998 m/sec, 43831380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 70/720 48/2000 EGFr-PT-10421-CTLFireability-2024-03 11451037 m, 151699 m/sec, 47130406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 75/720 51/2000 EGFr-PT-10421-CTLFireability-2024-03 12209451 m, 151682 m/sec, 50435235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 80/720 55/2000 EGFr-PT-10421-CTLFireability-2024-03 12963610 m, 150831 m/sec, 53719132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 85/720 58/2000 EGFr-PT-10421-CTLFireability-2024-03 13705969 m, 148471 m/sec, 56968649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 90/720 61/2000 EGFr-PT-10421-CTLFireability-2024-03 14442605 m, 147327 m/sec, 60206061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 95/720 64/2000 EGFr-PT-10421-CTLFireability-2024-03 15178450 m, 147169 m/sec, 63446255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 100/720 67/2000 EGFr-PT-10421-CTLFireability-2024-03 15879214 m, 140152 m/sec, 66541320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 105/720 70/2000 EGFr-PT-10421-CTLFireability-2024-03 16573029 m, 138763 m/sec, 69614825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 110/720 72/2000 EGFr-PT-10421-CTLFireability-2024-03 17277292 m, 140852 m/sec, 72741400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 115/720 75/2000 EGFr-PT-10421-CTLFireability-2024-03 17989559 m, 142453 m/sec, 75911588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 120/720 78/2000 EGFr-PT-10421-CTLFireability-2024-03 18677839 m, 137656 m/sec, 78983473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 125/720 81/2000 EGFr-PT-10421-CTLFireability-2024-03 19373874 m, 139207 m/sec, 82104885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 130/720 84/2000 EGFr-PT-10421-CTLFireability-2024-03 20073935 m, 140012 m/sec, 85259750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 135/720 87/2000 EGFr-PT-10421-CTLFireability-2024-03 20772273 m, 139667 m/sec, 88391148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 140/720 90/2000 EGFr-PT-10421-CTLFireability-2024-03 21462262 m, 137997 m/sec, 91495585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 145/720 93/2000 EGFr-PT-10421-CTLFireability-2024-03 22152171 m, 137981 m/sec, 94604559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 150/720 95/2000 EGFr-PT-10421-CTLFireability-2024-03 22836092 m, 136784 m/sec, 97691627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 155/720 98/2000 EGFr-PT-10421-CTLFireability-2024-03 23520684 m, 136918 m/sec, 100794620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 160/720 101/2000 EGFr-PT-10421-CTLFireability-2024-03 24205368 m, 136936 m/sec, 103895684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 165/720 104/2000 EGFr-PT-10421-CTLFireability-2024-03 24881281 m, 135182 m/sec, 106964224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 170/720 107/2000 EGFr-PT-10421-CTLFireability-2024-03 25549568 m, 133657 m/sec, 110001931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 175/720 109/2000 EGFr-PT-10421-CTLFireability-2024-03 26194947 m, 129075 m/sec, 112942585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 180/720 112/2000 EGFr-PT-10421-CTLFireability-2024-03 26865100 m, 134030 m/sec, 116001195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 185/720 115/2000 EGFr-PT-10421-CTLFireability-2024-03 27501324 m, 127244 m/sec, 118911598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 190/720 118/2000 EGFr-PT-10421-CTLFireability-2024-03 28165132 m, 132761 m/sec, 121951882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 195/720 120/2000 EGFr-PT-10421-CTLFireability-2024-03 28823824 m, 131738 m/sec, 124968277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 200/720 123/2000 EGFr-PT-10421-CTLFireability-2024-03 29453938 m, 126022 m/sec, 127861126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 205/720 126/2000 EGFr-PT-10421-CTLFireability-2024-03 30078932 m, 124998 m/sec, 130737770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 210/720 128/2000 EGFr-PT-10421-CTLFireability-2024-03 30730854 m, 130384 m/sec, 133742668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 215/720 131/2000 EGFr-PT-10421-CTLFireability-2024-03 31349104 m, 123650 m/sec, 136591561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 220/720 133/2000 EGFr-PT-10421-CTLFireability-2024-03 31995733 m, 129325 m/sec, 139582341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 225/720 136/2000 EGFr-PT-10421-CTLFireability-2024-03 32613550 m, 123563 m/sec, 142438511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 230/720 139/2000 EGFr-PT-10421-CTLFireability-2024-03 33258670 m, 129024 m/sec, 145421506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 235/720 141/2000 EGFr-PT-10421-CTLFireability-2024-03 33867594 m, 121784 m/sec, 148246898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 240/720 144/2000 EGFr-PT-10421-CTLFireability-2024-03 34505339 m, 127549 m/sec, 151203879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 245/720 146/2000 EGFr-PT-10421-CTLFireability-2024-03 35112975 m, 121527 m/sec, 154028022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 250/720 149/2000 EGFr-PT-10421-CTLFireability-2024-03 35747703 m, 126945 m/sec, 156978284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 255/720 151/2000 EGFr-PT-10421-CTLFireability-2024-03 36348710 m, 120201 m/sec, 159779495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 260/720 154/2000 EGFr-PT-10421-CTLFireability-2024-03 36981682 m, 126594 m/sec, 162727369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 265/720 157/2000 EGFr-PT-10421-CTLFireability-2024-03 37610748 m, 125813 m/sec, 165662945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 270/720 159/2000 EGFr-PT-10421-CTLFireability-2024-03 38238977 m, 125645 m/sec, 168590763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 275/720 162/2000 EGFr-PT-10421-CTLFireability-2024-03 38865861 m, 125376 m/sec, 171508422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 280/720 165/2000 EGFr-PT-10421-CTLFireability-2024-03 39491273 m, 125082 m/sec, 174427017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 285/720 167/2000 EGFr-PT-10421-CTLFireability-2024-03 40084813 m, 118708 m/sec, 177199402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 290/720 170/2000 EGFr-PT-10421-CTLFireability-2024-03 40702488 m, 123535 m/sec, 180093712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 295/720 172/2000 EGFr-PT-10421-CTLFireability-2024-03 41293557 m, 118213 m/sec, 182866279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 300/720 175/2000 EGFr-PT-10421-CTLFireability-2024-03 41912461 m, 123780 m/sec, 185769261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 305/720 177/2000 EGFr-PT-10421-CTLFireability-2024-03 42499863 m, 117480 m/sec, 188536987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 310/720 179/2000 EGFr-PT-10421-CTLFireability-2024-03 43112208 m, 122469 m/sec, 191419728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 315/720 182/2000 EGFr-PT-10421-CTLFireability-2024-03 43700079 m, 117574 m/sec, 194191405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 320/720 184/2000 EGFr-PT-10421-CTLFireability-2024-03 44310784 m, 122141 m/sec, 197064810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 325/720 187/2000 EGFr-PT-10421-CTLFireability-2024-03 44898235 m, 117490 m/sec, 199829410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 330/720 189/2000 EGFr-PT-10421-CTLFireability-2024-03 45498817 m, 120116 m/sec, 202663450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 335/720 192/2000 EGFr-PT-10421-CTLFireability-2024-03 46105850 m, 121406 m/sec, 205525333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 340/720 194/2000 EGFr-PT-10421-CTLFireability-2024-03 46713181 m, 121466 m/sec, 208391262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 345/720 197/2000 EGFr-PT-10421-CTLFireability-2024-03 47303235 m, 118010 m/sec, 211181152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 350/720 199/2000 EGFr-PT-10421-CTLFireability-2024-03 47898694 m, 119091 m/sec, 213990998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 355/720 202/2000 EGFr-PT-10421-CTLFireability-2024-03 48483586 m, 116978 m/sec, 216765324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 360/720 204/2000 EGFr-PT-10421-CTLFireability-2024-03 49069201 m, 117123 m/sec, 219549905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 365/720 207/2000 EGFr-PT-10421-CTLFireability-2024-03 49656955 m, 117550 m/sec, 222331719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 370/720 209/2000 EGFr-PT-10421-CTLFireability-2024-03 50238911 m, 116391 m/sec, 225088895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 375/720 211/2000 EGFr-PT-10421-CTLFireability-2024-03 50831418 m, 118501 m/sec, 227906611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 380/720 214/2000 EGFr-PT-10421-CTLFireability-2024-03 51409712 m, 115658 m/sec, 230643703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 385/720 216/2000 EGFr-PT-10421-CTLFireability-2024-03 51989485 m, 115954 m/sec, 233401510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 390/720 219/2000 EGFr-PT-10421-CTLFireability-2024-03 52571888 m, 116480 m/sec, 236178792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 395/720 221/2000 EGFr-PT-10421-CTLFireability-2024-03 53165218 m, 118666 m/sec, 239001051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 400/720 223/2000 EGFr-PT-10421-CTLFireability-2024-03 53729521 m, 112860 m/sec, 241690133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 405/720 226/2000 EGFr-PT-10421-CTLFireability-2024-03 54318193 m, 117734 m/sec, 244498405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 410/720 228/2000 EGFr-PT-10421-CTLFireability-2024-03 54883998 m, 113161 m/sec, 247196800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 415/720 231/2000 EGFr-PT-10421-CTLFireability-2024-03 55474600 m, 118120 m/sec, 250008948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 420/720 233/2000 EGFr-PT-10421-CTLFireability-2024-03 56038353 m, 112750 m/sec, 252701936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 425/720 235/2000 EGFr-PT-10421-CTLFireability-2024-03 56624856 m, 117300 m/sec, 255505509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 430/720 238/2000 EGFr-PT-10421-CTLFireability-2024-03 57186221 m, 112273 m/sec, 258188572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 435/720 240/2000 EGFr-PT-10421-CTLFireability-2024-03 57771097 m, 116975 m/sec, 260981748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 440/720 242/2000 EGFr-PT-10421-CTLFireability-2024-03 58326733 m, 111127 m/sec, 263649064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 445/720 245/2000 EGFr-PT-10421-CTLFireability-2024-03 58908053 m, 116264 m/sec, 266433280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 450/720 247/2000 EGFr-PT-10421-CTLFireability-2024-03 59489438 m, 116277 m/sec, 269222781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 455/720 250/2000 EGFr-PT-10421-CTLFireability-2024-03 60072536 m, 116619 m/sec, 272016911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 460/720 252/2000 EGFr-PT-10421-CTLFireability-2024-03 60647581 m, 115009 m/sec, 274781561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 465/720 254/2000 EGFr-PT-10421-CTLFireability-2024-03 61223267 m, 115137 m/sec, 277553981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 470/720 257/2000 EGFr-PT-10421-CTLFireability-2024-03 61778263 m, 110999 m/sec, 280219822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 475/720 259/2000 EGFr-PT-10421-CTLFireability-2024-03 62351528 m, 114653 m/sec, 282977155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 480/720 261/2000 EGFr-PT-10421-CTLFireability-2024-03 62898791 m, 109452 m/sec, 285625358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 485/720 264/2000 EGFr-PT-10421-CTLFireability-2024-03 63474705 m, 115182 m/sec, 288399936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 490/720 266/2000 EGFr-PT-10421-CTLFireability-2024-03 64027166 m, 110492 m/sec, 291057968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 495/720 268/2000 EGFr-PT-10421-CTLFireability-2024-03 64598946 m, 114356 m/sec, 293823231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 500/720 271/2000 EGFr-PT-10421-CTLFireability-2024-03 65143249 m, 108860 m/sec, 296452282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 505/720 273/2000 EGFr-PT-10421-CTLFireability-2024-03 65709850 m, 113320 m/sec, 299192825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 510/720 275/2000 EGFr-PT-10421-CTLFireability-2024-03 66280850 m, 114200 m/sec, 301949169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 515/720 278/2000 EGFr-PT-10421-CTLFireability-2024-03 66851486 m, 114127 m/sec, 304710778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 520/720 280/2000 EGFr-PT-10421-CTLFireability-2024-03 67398127 m, 109328 m/sec, 307349799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 525/720 282/2000 EGFr-PT-10421-CTLFireability-2024-03 67964382 m, 113251 m/sec, 310093111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 530/720 285/2000 EGFr-PT-10421-CTLFireability-2024-03 68509231 m, 108969 m/sec, 312734206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 535/720 287/2000 EGFr-PT-10421-CTLFireability-2024-03 69075141 m, 113182 m/sec, 315476725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 540/720 289/2000 EGFr-PT-10421-CTLFireability-2024-03 69621028 m, 109177 m/sec, 318124222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 545/720 291/2000 EGFr-PT-10421-CTLFireability-2024-03 70178134 m, 111421 m/sec, 320825640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 550/720 294/2000 EGFr-PT-10421-CTLFireability-2024-03 70738821 m, 112137 m/sec, 323543415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 555/720 296/2000 EGFr-PT-10421-CTLFireability-2024-03 71298521 m, 111940 m/sec, 326260845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 560/720 298/2000 EGFr-PT-10421-CTLFireability-2024-03 71838325 m, 107960 m/sec, 328880342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 565/720 301/2000 EGFr-PT-10421-CTLFireability-2024-03 72399750 m, 112285 m/sec, 331609902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 570/720 303/2000 EGFr-PT-10421-CTLFireability-2024-03 72951742 m, 110398 m/sec, 334288763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 575/720 305/2000 EGFr-PT-10421-CTLFireability-2024-03 73498687 m, 109389 m/sec, 336944406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 580/720 307/2000 EGFr-PT-10421-CTLFireability-2024-03 74047543 m, 109771 m/sec, 339622843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 585/720 310/2000 EGFr-PT-10421-CTLFireability-2024-03 74573168 m, 105125 m/sec, 342178229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 590/720 312/2000 EGFr-PT-10421-CTLFireability-2024-03 75134738 m, 112314 m/sec, 344915722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 595/720 314/2000 EGFr-PT-10421-CTLFireability-2024-03 75675168 m, 108086 m/sec, 347548355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 600/720 317/2000 EGFr-PT-10421-CTLFireability-2024-03 76236937 m, 112353 m/sec, 350282476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 605/720 319/2000 EGFr-PT-10421-CTLFireability-2024-03 76754681 m, 103548 m/sec, 352809126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 610/720 321/2000 EGFr-PT-10421-CTLFireability-2024-03 77289328 m, 106929 m/sec, 355423209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 615/720 323/2000 EGFr-PT-10421-CTLFireability-2024-03 77801730 m, 102480 m/sec, 357929974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 620/720 325/2000 EGFr-PT-10421-CTLFireability-2024-03 78336870 m, 107028 m/sec, 360537780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 625/720 327/2000 EGFr-PT-10421-CTLFireability-2024-03 78880023 m, 108630 m/sec, 363196901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 630/720 330/2000 EGFr-PT-10421-CTLFireability-2024-03 79413386 m, 106672 m/sec, 365799401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 635/720 332/2000 EGFr-PT-10421-CTLFireability-2024-03 79911438 m, 99610 m/sec, 368232069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 640/720 334/2000 EGFr-PT-10421-CTLFireability-2024-03 80467499 m, 111212 m/sec, 370955808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 645/720 336/2000 EGFr-PT-10421-CTLFireability-2024-03 80984635 m, 103427 m/sec, 373490116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 650/720 338/2000 EGFr-PT-10421-CTLFireability-2024-03 81522636 m, 107600 m/sec, 376131126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 655/720 341/2000 EGFr-PT-10421-CTLFireability-2024-03 82052136 m, 105900 m/sec, 378723561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 660/720 343/2000 EGFr-PT-10421-CTLFireability-2024-03 82602094 m, 109991 m/sec, 381408845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 665/720 345/2000 EGFr-PT-10421-CTLFireability-2024-03 83128412 m, 105263 m/sec, 383988767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 670/720 347/2000 EGFr-PT-10421-CTLFireability-2024-03 83673926 m, 109102 m/sec, 386667945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 675/720 349/2000 EGFr-PT-10421-CTLFireability-2024-03 84197563 m, 104727 m/sec, 389237437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 680/720 352/2000 EGFr-PT-10421-CTLFireability-2024-03 84745801 m, 109647 m/sec, 391927336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 685/720 354/2000 EGFr-PT-10421-CTLFireability-2024-03 85269551 m, 104750 m/sec, 394502121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 690/720 356/2000 EGFr-PT-10421-CTLFireability-2024-03 85816135 m, 109316 m/sec, 397187060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 695/720 358/2000 EGFr-PT-10421-CTLFireability-2024-03 86334477 m, 103668 m/sec, 399740925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 700/720 360/2000 EGFr-PT-10421-CTLFireability-2024-03 86877020 m, 108508 m/sec, 402399483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 705/720 363/2000 EGFr-PT-10421-CTLFireability-2024-03 87418232 m, 108242 m/sec, 405061171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 710/720 365/2000 EGFr-PT-10421-CTLFireability-2024-03 87960764 m, 108506 m/sec, 407725888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 715/720 367/2000 EGFr-PT-10421-CTLFireability-2024-03 88500790 m, 108005 m/sec, 410387906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 720/720 369/2000 EGFr-PT-10421-CTLFireability-2024-03 89038928 m, 107627 m/sec, 413046830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for EGFr-PT-10421-CTLFireability-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 EGFr-PT-10421-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 718 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 EGFr-PT-10421-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 2875 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/2875 5/5 EGFr-PT-10421-CTLFireability-2024-03 1038237 m, -17600138 m/sec, 3749245 t fired, .
[[35mlola[0m][.] 43 CTL EXCL 5/718 3/2000 EGFr-PT-10421-CTLFireability-2023-14 711416 m, 142283 m/sec, 3053075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for EGFr-PT-10421-CTLFireability-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/575 6/2000 EGFr-PT-10421-CTLFireability-2023-14 1359633 m, 129643 m/sec, 5997402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mEGFr-PT-10421-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mEGFr-PT-10421-CTLFireability-2023-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] EGFr-PT-10421-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 15/718 9/2000 EGFr-PT-10421-CTLFireability-2023-14 2085110 m, 145095 m/sec, 9381673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 400 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="EGFr-PT-10421"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is EGFr-PT-10421, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636267100018"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/EGFr-PT-10421.tgz
mv EGFr-PT-10421 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;