Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r158-smll-171636266800396.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool itstools
Input is FamilyReunion-COL-L00020M0002C001P001G001, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r158-smll-171636266800396
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 660K
-rw-r--r-- 1 mcc users 7.6K Apr 11 20:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Apr 11 20:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Apr 11 20:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Apr 11 20:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 11 20:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Apr 11 20:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 11 20:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 114K Apr 11 20:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 24 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 135K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1716631115014

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FamilyReunion-COL-L00020M0002C001P001G001
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is COL
LTLFireability COL
Running Version 202405141337
[2024-05-25 09:58:37] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2024-05-25 09:58:37] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-25 09:58:37] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-05-25 09:58:38] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-05-25 09:58:38] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1368 ms
[2024-05-25 09:58:39] [INFO ] Detected 5 constant HL places corresponding to 11 PT places.
[2024-05-25 09:58:39] [INFO ] Imported 104 HL places and 66 HL transitions for a total of 3292 PT places and 2774.0 transition bindings in 99 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 21 ms.
Working with output stream class java.io.PrintStream
[2024-05-25 09:58:39] [INFO ] Built PT skeleton of HLPN with 104 places and 66 transitions 198 arcs in 11 ms.
[2024-05-25 09:58:39] [INFO ] Skeletonized 16 HLPN properties in 3 ms.
Initial state reduction rules removed 4 formulas.
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 104 stabilizing places and 66 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 104 transition count 66
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Remains 12 properties that can be checked using skeleton over-approximation.
Reduce places removed 5 places and 0 transitions.
Computed a total of 99 stabilizing places and 66 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 99 transition count 66
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
RANDOM walk for 40049 steps (28 resets) in 509 ms. (78 steps per ms) remains 1/19 properties
BEST_FIRST walk for 6714 steps (0 resets) in 45 ms. (145 steps per ms) remains 0/1 properties
[2024-05-25 09:58:39] [INFO ] Flatten gal took : 64 ms
[2024-05-25 09:58:39] [INFO ] Flatten gal took : 31 ms
Transition Gate2ANDJoin forces synchronizations/join behavior on parameter l of sort LegalResident
Transition ReceiveLangChoice forces synchronizations/join behavior on parameter m of sort MICSystem
Symmetric sort wr.t. initial and guards and successors and join/free detected :Response
Symmetric sort wr.t. initial detected :Response
Transition SendClearanceToRel : guard parameter $r(Response:2) in guard (EQ $r 0)introduces in Response(2) partition with 2 elements
Symmetric sort wr.t. initial and guards and successors and join/free detected :CINFORMI
Symmetric sort wr.t. initial detected :CINFORMI
Symmetric sort wr.t. initial and guards detected :CINFORMI
Applying symmetric unfolding of full symmetric sort :CINFORMI domain size was 2
Symmetric sort wr.t. initial and guards and successors and join/free detected :GovernmentCommission
Symmetric sort wr.t. initial detected :GovernmentCommission
Symmetric sort wr.t. initial and guards detected :GovernmentCommission
Applying symmetric unfolding of full symmetric sort :GovernmentCommission domain size was 2
Transition Gate1ANDJoin forces synchronizations/join behavior on parameter p of sort PublicAdminOffice
[2024-05-25 09:58:40] [INFO ] Unfolded HLPN to a Petri net with 3095 places and 2438 transitions 6997 arcs in 128 ms.
[2024-05-25 09:58:40] [INFO ] Unfolded 12 HLPN properties in 1 ms.
[2024-05-25 09:58:40] [INFO ] Reduced 21 identical enabling conditions.
[2024-05-25 09:58:40] [INFO ] Reduced 21 identical enabling conditions.
Deduced a syphon composed of 21 places in 43 ms
Reduce places removed 30 places and 0 transitions.
Support contains 1095 out of 3065 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3065/3065 places, 2438/2438 transitions.
Reduce places removed 73 places and 0 transitions.
Discarding 231 places :
Implicit places reduction removed 231 places
Iterating post reduction 0 with 304 rules applied. Total rules applied 304 place count 2761 transition count 2438
Discarding 169 places :
Symmetric choice reduction at 1 with 169 rule applications. Total rules 473 place count 2592 transition count 2269
Iterating global reduction 1 with 169 rules applied. Total rules applied 642 place count 2592 transition count 2269
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 663 place count 2571 transition count 2228
Iterating global reduction 1 with 21 rules applied. Total rules applied 684 place count 2571 transition count 2228
Discarding 21 places :
Implicit places reduction removed 21 places
Iterating post reduction 1 with 21 rules applied. Total rules applied 705 place count 2550 transition count 2228
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 726 place count 2529 transition count 2207
Iterating global reduction 2 with 21 rules applied. Total rules applied 747 place count 2529 transition count 2207
Applied a total of 747 rules in 1071 ms. Remains 2529 /3065 variables (removed 536) and now considering 2207/2438 (removed 231) transitions.
// Phase 1: matrix 2207 rows 2529 cols
[2024-05-25 09:58:41] [INFO ] Computed 446 invariants in 150 ms
[2024-05-25 09:58:43] [INFO ] Implicit Places using invariants in 1983 ms returned [231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 588, 1409, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 2276]
Discarding 87 places :
Implicit Place search using SMT only with invariants took 2029 ms to find 87 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 2442/3065 places, 2207/2438 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 2401 transition count 2166
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 2401 transition count 2166
Applied a total of 82 rules in 170 ms. Remains 2401 /2442 variables (removed 41) and now considering 2166/2207 (removed 41) transitions.
// Phase 1: matrix 2166 rows 2401 cols
[2024-05-25 09:58:43] [INFO ] Computed 359 invariants in 97 ms
[2024-05-25 09:58:44] [INFO ] Implicit Places using invariants in 964 ms returned []
[2024-05-25 09:58:44] [INFO ] Invariant cache hit.
[2024-05-25 09:58:47] [INFO ] Implicit Places using invariants and state equation in 2880 ms returned []
Implicit Place search using SMT with State Equation took 3854 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 2401/3065 places, 2166/2438 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 7146 ms. Remains : 2401/3065 places, 2166/2438 transitions.
Support contains 1095 out of 2401 places after structural reductions.
[2024-05-25 09:58:47] [INFO ] Flatten gal took : 209 ms
[2024-05-25 09:58:47] [INFO ] Flatten gal took : 148 ms
[2024-05-25 09:58:48] [INFO ] Input system was already deterministic with 2166 transitions.
Reduction of identical properties reduced properties to check from 20 to 19
RANDOM walk for 4127 steps (0 resets) in 1148 ms. (3 steps per ms) remains 0/19 properties
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Computed a total of 2401 stabilizing places and 2166 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 2401 transition count 2166
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(((p0&&X(F(!p0))) U G(!p1)))'
Support contains 63 out of 2401 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Graph (complete) has 3068 edges and 2401 vertex of which 2082 are kept as prefixes of interest. Removing 319 places using SCC suffix rule.16 ms
Discarding 319 places :
Also discarding 318 output transitions
Drop transitions (Output transitions of discarded places.) removed 318 transitions
Reduce places removed 21 places and 21 transitions.
Discarding 231 places :
Implicit places reduction removed 231 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 1302 transitions
Trivial Post-agglo rules discarded 1302 transitions
Performed 1302 trivial Post agglomeration. Transition count delta: 1302
Iterating post reduction 0 with 1533 rules applied. Total rules applied 1534 place count 1830 transition count 525
Reduce places removed 1302 places and 0 transitions.
Iterating post reduction 1 with 1302 rules applied. Total rules applied 2836 place count 528 transition count 525
Performed 189 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 189 Pre rules applied. Total rules applied 2836 place count 528 transition count 336
Deduced a syphon composed of 189 places in 0 ms
Ensure Unique test removed 63 places
Reduce places removed 252 places and 0 transitions.
Iterating global reduction 2 with 441 rules applied. Total rules applied 3277 place count 276 transition count 336
Discarding 42 places :
Implicit places reduction removed 42 places
Performed 42 Post agglomeration using F-continuation condition.Transition count delta: 42
Iterating post reduction 2 with 84 rules applied. Total rules applied 3361 place count 234 transition count 294
Reduce places removed 42 places and 0 transitions.
Iterating post reduction 3 with 42 rules applied. Total rules applied 3403 place count 192 transition count 294
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 3405 place count 190 transition count 252
Iterating global reduction 4 with 2 rules applied. Total rules applied 3407 place count 190 transition count 252
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Iterating post reduction 4 with 42 rules applied. Total rules applied 3449 place count 190 transition count 210
Performed 21 Post agglomeration using F-continuation condition.Transition count delta: 21
Deduced a syphon composed of 21 places in 1 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 5 with 42 rules applied. Total rules applied 3491 place count 169 transition count 189
Reduce places removed 21 places and 21 transitions.
Iterating global reduction 5 with 21 rules applied. Total rules applied 3512 place count 148 transition count 168
Applied a total of 3512 rules in 165 ms. Remains 148 /2401 variables (removed 2253) and now considering 168/2166 (removed 1998) transitions.
// Phase 1: matrix 168 rows 148 cols
[2024-05-25 09:58:49] [INFO ] Computed 1 invariants in 2 ms
[2024-05-25 09:58:49] [INFO ] Implicit Places using invariants in 96 ms returned [42]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 98 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 147/2401 places, 168/2166 transitions.
Applied a total of 0 rules in 8 ms. Remains 147 /147 variables (removed 0) and now considering 168/168 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 272 ms. Remains : 147/2401 places, 168/2166 transitions.
Stuttering acceptance computed with spot in 385 ms :[true, p1, (OR p0 p1), p1]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00
Entered a terminal (fully accepting) state of product in 11 steps with 0 reset in 4 ms.
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00 finished in 757 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(F(p0))&&F(p1)))'
Support contains 105 out of 2401 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Graph (complete) has 3068 edges and 2401 vertex of which 1767 are kept as prefixes of interest. Removing 634 places using SCC suffix rule.15 ms
Discarding 634 places :
Also discarding 570 output transitions
Drop transitions (Output transitions of discarded places.) removed 570 transitions
Reduce places removed 21 places and 21 transitions.
Discarding 231 places :
Implicit places reduction removed 231 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 1071 transitions
Trivial Post-agglo rules discarded 1071 transitions
Performed 1071 trivial Post agglomeration. Transition count delta: 1071
Iterating post reduction 0 with 1302 rules applied. Total rules applied 1303 place count 1515 transition count 504
Reduce places removed 1071 places and 0 transitions.
Iterating post reduction 1 with 1071 rules applied. Total rules applied 2374 place count 444 transition count 504
Performed 126 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 126 Pre rules applied. Total rules applied 2374 place count 444 transition count 378
Deduced a syphon composed of 126 places in 0 ms
Ensure Unique test removed 42 places
Reduce places removed 168 places and 0 transitions.
Iterating global reduction 2 with 294 rules applied. Total rules applied 2668 place count 276 transition count 378
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 2670 place count 274 transition count 336
Iterating global reduction 2 with 2 rules applied. Total rules applied 2672 place count 274 transition count 336
Performed 21 Post agglomeration using F-continuation condition.Transition count delta: 21
Deduced a syphon composed of 21 places in 0 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 2 with 42 rules applied. Total rules applied 2714 place count 253 transition count 315
Applied a total of 2714 rules in 131 ms. Remains 253 /2401 variables (removed 2148) and now considering 315/2166 (removed 1851) transitions.
// Phase 1: matrix 315 rows 253 cols
[2024-05-25 09:58:49] [INFO ] Computed 1 invariants in 3 ms
[2024-05-25 09:58:49] [INFO ] Implicit Places using invariants in 145 ms returned [168]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 148 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 252/2401 places, 315/2166 transitions.
Performed 21 Post agglomeration using F-continuation condition.Transition count delta: -21
Deduced a syphon composed of 21 places in 0 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 0 with 42 rules applied. Total rules applied 42 place count 231 transition count 336
Applied a total of 42 rules in 22 ms. Remains 231 /252 variables (removed 21) and now considering 336/315 (removed -21) transitions.
// Phase 1: matrix 336 rows 231 cols
[2024-05-25 09:58:50] [INFO ] Computed 0 invariants in 1 ms
[2024-05-25 09:58:50] [INFO ] Implicit Places using invariants in 76 ms returned []
[2024-05-25 09:58:50] [INFO ] Invariant cache hit.
[2024-05-25 09:58:50] [INFO ] Implicit Places using invariants and state equation in 255 ms returned []
Implicit Place search using SMT with State Equation took 334 ms to find 0 implicit places.
Starting structural reductions in SI_LTL mode, iteration 2 : 231/2401 places, 336/2166 transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 637 ms. Remains : 231/2401 places, 336/2166 transitions.
Stuttering acceptance computed with spot in 205 ms :[(OR (NOT p0) (NOT p1)), (NOT p0), (NOT p0), (NOT p1)]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01
Product exploration explored 100000 steps with 3162 reset in 1028 ms.
Product exploration explored 100000 steps with 3137 reset in 606 ms.
Computed a total of 231 stabilizing places and 336 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 231 transition count 336
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT p0)), (X p1), (X (X (NOT p0))), (F (G (NOT p0))), (F (G p1))]
False Knowledge obtained : [(X (X (NOT p1))), (X (X p1))]
Property proved to be false thanks to negative knowledge :(X (X (NOT p1)))
Knowledge based reduction with 6 factoid took 148 ms. Reduced automaton from 4 states, 7 edges and 2 AP (stutter insensitive) to 1 states, 1 edges and 0 AP (stutter insensitive).
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01 FALSE TECHNIQUES KNOWLEDGE
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01 finished in 2819 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((p0&&G(F(p1)))))'
Support contains 108 out of 2401 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Graph (complete) has 3068 edges and 2401 vertex of which 1557 are kept as prefixes of interest. Removing 844 places using SCC suffix rule.7 ms
Discarding 844 places :
Also discarding 738 output transitions
Drop transitions (Output transitions of discarded places.) removed 738 transitions
Reduce places removed 21 places and 21 transitions.
Discarding 210 places :
Implicit places reduction removed 210 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 903 transitions
Trivial Post-agglo rules discarded 903 transitions
Performed 903 trivial Post agglomeration. Transition count delta: 903
Iterating post reduction 0 with 1113 rules applied. Total rules applied 1114 place count 1326 transition count 504
Reduce places removed 903 places and 0 transitions.
Performed 84 Post agglomeration using F-continuation condition.Transition count delta: 84
Iterating post reduction 1 with 987 rules applied. Total rules applied 2101 place count 423 transition count 420
Reduce places removed 84 places and 0 transitions.
Iterating post reduction 2 with 84 rules applied. Total rules applied 2185 place count 339 transition count 420
Performed 63 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 63 Pre rules applied. Total rules applied 2185 place count 339 transition count 357
Deduced a syphon composed of 63 places in 0 ms
Reduce places removed 63 places and 0 transitions.
Iterating global reduction 3 with 126 rules applied. Total rules applied 2311 place count 276 transition count 357
Applied a total of 2311 rules in 59 ms. Remains 276 /2401 variables (removed 2125) and now considering 357/2166 (removed 1809) transitions.
// Phase 1: matrix 357 rows 276 cols
[2024-05-25 09:58:52] [INFO ] Computed 22 invariants in 2 ms
[2024-05-25 09:58:52] [INFO ] Implicit Places using invariants in 68 ms returned []
[2024-05-25 09:58:52] [INFO ] Invariant cache hit.
[2024-05-25 09:58:52] [INFO ] Implicit Places using invariants and state equation in 248 ms returned []
Implicit Place search using SMT with State Equation took 320 ms to find 0 implicit places.
[2024-05-25 09:58:52] [INFO ] Redundant transitions in 28 ms returned []
Running 294 sub problems to find dead transitions.
[2024-05-25 09:58:52] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/255 variables, 22/22 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/255 variables, 0/22 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 2 (OVERLAPS) 357/612 variables, 255/277 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/612 variables, 0/277 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 4 (OVERLAPS) 21/633 variables, 21/298 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/633 variables, 0/298 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 6 (OVERLAPS) 0/633 variables, 0/298 constraints. Problems are: Problem set: 0 solved, 294 unsolved
No progress, stopping.
After SMT solving in domain Real declared 633/633 variables, and 298 constraints, problems are : Problem set: 0 solved, 294 unsolved in 24639 ms.
Refiners :[Generalized P Invariants (flows): 22/22 constraints, State Equation: 276/276 constraints, PredecessorRefiner: 294/294 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 294 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/255 variables, 22/22 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/255 variables, 0/22 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 2 (OVERLAPS) 357/612 variables, 255/277 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/612 variables, 294/571 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/612 variables, 0/571 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 5 (OVERLAPS) 21/633 variables, 21/592 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/633 variables, 0/592 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 7 (OVERLAPS) 0/633 variables, 0/592 constraints. Problems are: Problem set: 0 solved, 294 unsolved
No progress, stopping.
After SMT solving in domain Int declared 633/633 variables, and 592 constraints, problems are : Problem set: 0 solved, 294 unsolved in 27499 ms.
Refiners :[Generalized P Invariants (flows): 22/22 constraints, State Equation: 276/276 constraints, PredecessorRefiner: 294/294 constraints, Known Traps: 0/0 constraints]
After SMT, in 52371ms problems are : Problem set: 0 solved, 294 unsolved
Search for dead transitions found 0 dead transitions in 52386ms
Starting structural reductions in SI_LTL mode, iteration 1 : 276/2401 places, 357/2166 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 52804 ms. Remains : 276/2401 places, 357/2166 transitions.
Stuttering acceptance computed with spot in 197 ms :[(OR (NOT p1) (NOT p0)), (NOT p1), (NOT p1), (NOT p0)]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02
Product exploration explored 100000 steps with 1218 reset in 718 ms.
Product exploration explored 100000 steps with 1227 reset in 484 ms.
Computed a total of 276 stabilizing places and 357 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 276 transition count 357
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p1 (NOT p0)), (X (NOT p0)), (X p1), (X (X (NOT p0))), (X (X p1)), (F (G p1)), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 7 factoid took 141 ms. Reduced automaton from 4 states, 7 edges and 2 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 68 ms :[(NOT p0), (NOT p0)]
RANDOM walk for 300 steps (0 resets) in 6 ms. (42 steps per ms) remains 0/1 properties
Knowledge obtained : [(AND p1 (NOT p0)), (X (NOT p0)), (X p1), (X (X (NOT p0))), (X (X p1)), (F (G p1)), (F (G (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 7 factoid took 181 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 94 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 85 ms :[(NOT p0), (NOT p0)]
[2024-05-25 09:59:47] [INFO ] Invariant cache hit.
[2024-05-25 09:59:47] [INFO ] [Real]Absence check using 0 positive and 22 generalized place invariants in 14 ms returned sat
[2024-05-25 09:59:47] [INFO ] [Real]Absence check using state equation in 188 ms returned sat
[2024-05-25 09:59:47] [INFO ] Solution in real domain found non-integer solution.
[2024-05-25 09:59:48] [INFO ] [Nat]Absence check using 0 positive and 22 generalized place invariants in 12 ms returned sat
[2024-05-25 09:59:48] [INFO ] [Nat]Absence check using state equation in 239 ms returned sat
[2024-05-25 09:59:48] [INFO ] Computed and/alt/rep : 231/336/231 causal constraints (skipped 63 transitions) in 47 ms.
[2024-05-25 09:59:49] [INFO ] Added : 118 causal constraints over 24 iterations in 1105 ms. Result :sat
Could not prove EG (NOT p0)
Support contains 42 out of 276 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 276/276 places, 357/357 transitions.
Applied a total of 0 rules in 16 ms. Remains 276 /276 variables (removed 0) and now considering 357/357 (removed 0) transitions.
[2024-05-25 09:59:49] [INFO ] Invariant cache hit.
[2024-05-25 09:59:49] [INFO ] Implicit Places using invariants in 100 ms returned []
[2024-05-25 09:59:49] [INFO ] Invariant cache hit.
[2024-05-25 09:59:50] [INFO ] Implicit Places using invariants and state equation in 256 ms returned []
Implicit Place search using SMT with State Equation took 358 ms to find 0 implicit places.
[2024-05-25 09:59:50] [INFO ] Redundant transitions in 12 ms returned []
Running 294 sub problems to find dead transitions.
[2024-05-25 09:59:50] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/255 variables, 22/22 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/255 variables, 0/22 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 2 (OVERLAPS) 357/612 variables, 255/277 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/612 variables, 0/277 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 4 (OVERLAPS) 21/633 variables, 21/298 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/633 variables, 0/298 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 6 (OVERLAPS) 0/633 variables, 0/298 constraints. Problems are: Problem set: 0 solved, 294 unsolved
No progress, stopping.
After SMT solving in domain Real declared 633/633 variables, and 298 constraints, problems are : Problem set: 0 solved, 294 unsolved in 21234 ms.
Refiners :[Generalized P Invariants (flows): 22/22 constraints, State Equation: 276/276 constraints, PredecessorRefiner: 294/294 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 294 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/255 variables, 22/22 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/255 variables, 0/22 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 2 (OVERLAPS) 357/612 variables, 255/277 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/612 variables, 294/571 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/612 variables, 0/571 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 5 (OVERLAPS) 21/633 variables, 21/592 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/633 variables, 0/592 constraints. Problems are: Problem set: 0 solved, 294 unsolved
At refinement iteration 7 (OVERLAPS) 0/633 variables, 0/592 constraints. Problems are: Problem set: 0 solved, 294 unsolved
No progress, stopping.
After SMT solving in domain Int declared 633/633 variables, and 592 constraints, problems are : Problem set: 0 solved, 294 unsolved in 27119 ms.
Refiners :[Generalized P Invariants (flows): 22/22 constraints, State Equation: 276/276 constraints, PredecessorRefiner: 294/294 constraints, Known Traps: 0/0 constraints]
After SMT, in 48514ms problems are : Problem set: 0 solved, 294 unsolved
Search for dead transitions found 0 dead transitions in 48522ms
Finished structural reductions in SI_LTL mode , in 1 iterations and 48917 ms. Remains : 276/276 places, 357/357 transitions.
Computed a total of 276 stabilizing places and 357 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 276 transition count 357
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 87 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 76 ms :[(NOT p0), (NOT p0)]
RANDOM walk for 345 steps (0 resets) in 8 ms. (38 steps per ms) remains 0/1 properties
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 109 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 69 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 94 ms :[(NOT p0), (NOT p0)]
[2024-05-25 10:00:39] [INFO ] Invariant cache hit.
[2024-05-25 10:00:39] [INFO ] [Real]Absence check using 0 positive and 22 generalized place invariants in 11 ms returned sat
[2024-05-25 10:00:39] [INFO ] [Real]Absence check using state equation in 221 ms returned sat
[2024-05-25 10:00:39] [INFO ] Solution in real domain found non-integer solution.
[2024-05-25 10:00:40] [INFO ] [Nat]Absence check using 0 positive and 22 generalized place invariants in 11 ms returned sat
[2024-05-25 10:00:40] [INFO ] [Nat]Absence check using state equation in 234 ms returned sat
[2024-05-25 10:00:40] [INFO ] Computed and/alt/rep : 231/336/231 causal constraints (skipped 63 transitions) in 41 ms.
[2024-05-25 10:00:41] [INFO ] Added : 118 causal constraints over 24 iterations in 787 ms. Result :sat
Could not prove EG (NOT p0)
Stuttering acceptance computed with spot in 98 ms :[(NOT p0), (NOT p0)]
Product exploration explored 100000 steps with 1247 reset in 486 ms.
Product exploration explored 100000 steps with 1270 reset in 505 ms.
Built C files in :
/tmp/ltsmin6776029699620992163
[2024-05-25 10:00:42] [INFO ] Computing symmetric may disable matrix : 357 transitions.
[2024-05-25 10:00:42] [INFO ] Computation of Complete disable matrix. took 5 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2024-05-25 10:00:42] [INFO ] Computing symmetric may enable matrix : 357 transitions.
[2024-05-25 10:00:42] [INFO ] Computation of Complete enable matrix. took 1 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2024-05-25 10:00:42] [INFO ] Computing Do-Not-Accords matrix : 357 transitions.
[2024-05-25 10:00:42] [INFO ] Computation of Completed DNA matrix. took 19 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2024-05-25 10:00:42] [INFO ] Built C files in 130ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin6776029699620992163
Running compilation step : cd /tmp/ltsmin6776029699620992163;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c'
Compilation finished in 2084 ms.
Running link step : cd /tmp/ltsmin6776029699620992163;'gcc' '-shared' '-o' 'gal.so' 'model.o'
Link finished in 57 ms.
Running LTSmin : cd /tmp/ltsmin6776029699620992163;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/pins2lts-mc-linux64' './gal.so' '--threads=8' '-p' '--pins-guards' '--when' '--hoa' '/tmp/stateBased17656258507796831465.hoa' '--buchi-type=spotba'
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.
Support contains 42 out of 276 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 276/276 places, 357/357 transitions.
Discarding 21 places :
Implicit places reduction removed 21 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 105 transitions
Trivial Post-agglo rules discarded 105 transitions
Performed 105 trivial Post agglomeration. Transition count delta: 105
Iterating post reduction 0 with 126 rules applied. Total rules applied 126 place count 255 transition count 252
Reduce places removed 105 places and 0 transitions.
Iterating post reduction 1 with 105 rules applied. Total rules applied 231 place count 150 transition count 252
Performed 42 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 42 Pre rules applied. Total rules applied 231 place count 150 transition count 210
Deduced a syphon composed of 42 places in 0 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 2 with 84 rules applied. Total rules applied 315 place count 108 transition count 210
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 317 place count 106 transition count 168
Iterating global reduction 2 with 2 rules applied. Total rules applied 319 place count 106 transition count 168
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Iterating post reduction 2 with 42 rules applied. Total rules applied 361 place count 106 transition count 126
Reduce places removed 21 places and 21 transitions.
Iterating global reduction 3 with 21 rules applied. Total rules applied 382 place count 85 transition count 105
Applied a total of 382 rules in 12 ms. Remains 85 /276 variables (removed 191) and now considering 105/357 (removed 252) transitions.
// Phase 1: matrix 105 rows 85 cols
[2024-05-25 10:00:57] [INFO ] Computed 1 invariants in 1 ms
[2024-05-25 10:00:57] [INFO ] Implicit Places using invariants in 57 ms returned [21]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 58 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 84/276 places, 105/357 transitions.
Reduce places removed 21 places and 21 transitions.
Applied a total of 0 rules in 1 ms. Remains 63 /84 variables (removed 21) and now considering 84/105 (removed 21) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 71 ms. Remains : 63/276 places, 84/357 transitions.
Built C files in :
/tmp/ltsmin7330798067398401846
[2024-05-25 10:00:57] [INFO ] Computing symmetric may disable matrix : 84 transitions.
[2024-05-25 10:00:57] [INFO ] Computation of Complete disable matrix. took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2024-05-25 10:00:57] [INFO ] Computing symmetric may enable matrix : 84 transitions.
[2024-05-25 10:00:57] [INFO ] Computation of Complete enable matrix. took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2024-05-25 10:00:57] [INFO ] Computing Do-Not-Accords matrix : 84 transitions.
[2024-05-25 10:00:57] [INFO ] Computation of Completed DNA matrix. took 2 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2024-05-25 10:00:57] [INFO ] Built C files in 11ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin7330798067398401846
Running compilation step : cd /tmp/ltsmin7330798067398401846;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c'
Compilation finished in 300 ms.
Running link step : cd /tmp/ltsmin7330798067398401846;'gcc' '-shared' '-o' 'gal.so' 'model.o'
Link finished in 35 ms.
Running LTSmin : cd /tmp/ltsmin7330798067398401846;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/pins2lts-mc-linux64' './gal.so' '--threads=8' '-p' '--pins-guards' '--when' '--hoa' '/tmp/stateBased6354051662684673874.hoa' '--buchi-type=spotba'
LTSmin run took 238 ms.
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 finished in 125608 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((p0 U (F(G(p0)) U p1))))'
Support contains 168 out of 2401 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Discarding 168 places :
Implicit places reduction removed 168 places
Iterating post reduction 0 with 168 rules applied. Total rules applied 168 place count 2233 transition count 2166
Discarding 83 places :
Symmetric choice reduction at 1 with 83 rule applications. Total rules 251 place count 2150 transition count 2063
Iterating global reduction 1 with 83 rules applied. Total rules applied 334 place count 2150 transition count 2063
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 396 place count 2088 transition count 2001
Iterating global reduction 1 with 62 rules applied. Total rules applied 458 place count 2088 transition count 2001
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 480 place count 2066 transition count 1939
Iterating global reduction 1 with 22 rules applied. Total rules applied 502 place count 2066 transition count 1939
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 564 place count 2004 transition count 1877
Iterating global reduction 1 with 62 rules applied. Total rules applied 626 place count 2004 transition count 1877
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 688 place count 1942 transition count 1815
Iterating global reduction 1 with 62 rules applied. Total rules applied 750 place count 1942 transition count 1815
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 812 place count 1880 transition count 1753
Iterating global reduction 1 with 62 rules applied. Total rules applied 874 place count 1880 transition count 1753
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 936 place count 1818 transition count 1691
Iterating global reduction 1 with 62 rules applied. Total rules applied 998 place count 1818 transition count 1691
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1040 place count 1776 transition count 1649
Iterating global reduction 1 with 42 rules applied. Total rules applied 1082 place count 1776 transition count 1649
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1124 place count 1734 transition count 1607
Iterating global reduction 1 with 42 rules applied. Total rules applied 1166 place count 1734 transition count 1607
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1208 place count 1692 transition count 1565
Iterating global reduction 1 with 42 rules applied. Total rules applied 1250 place count 1692 transition count 1565
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1292 place count 1650 transition count 1523
Iterating global reduction 1 with 42 rules applied. Total rules applied 1334 place count 1650 transition count 1523
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1376 place count 1608 transition count 1481
Iterating global reduction 1 with 42 rules applied. Total rules applied 1418 place count 1608 transition count 1481
Applied a total of 1418 rules in 1460 ms. Remains 1608 /2401 variables (removed 793) and now considering 1481/2166 (removed 685) transitions.
// Phase 1: matrix 1481 rows 1608 cols
[2024-05-25 10:00:59] [INFO ] Computed 191 invariants in 21 ms
[2024-05-25 10:01:00] [INFO ] Implicit Places using invariants in 564 ms returned [851]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 566 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 1607/2401 places, 1481/2166 transitions.
Applied a total of 0 rules in 79 ms. Remains 1607 /1607 variables (removed 0) and now considering 1481/1481 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2106 ms. Remains : 1607/2401 places, 1481/2166 transitions.
Stuttering acceptance computed with spot in 156 ms :[(NOT p1), (NOT p1), (NOT p0), (NOT p1)]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03
Stuttering criterion allowed to conclude after 1215 steps with 0 reset in 22 ms.
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 finished in 2312 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((G(p0)||F(p1))))'
Support contains 126 out of 2401 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Discarding 231 places :
Implicit places reduction removed 231 places
Iterating post reduction 0 with 231 rules applied. Total rules applied 231 place count 2170 transition count 2166
Discarding 41 places :
Symmetric choice reduction at 1 with 41 rule applications. Total rules 272 place count 2129 transition count 2105
Iterating global reduction 1 with 41 rules applied. Total rules applied 313 place count 2129 transition count 2105
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 333 place count 2109 transition count 2085
Iterating global reduction 1 with 20 rules applied. Total rules applied 353 place count 2109 transition count 2085
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 373 place count 2089 transition count 2065
Iterating global reduction 1 with 20 rules applied. Total rules applied 393 place count 2089 transition count 2065
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 413 place count 2069 transition count 2045
Iterating global reduction 1 with 20 rules applied. Total rules applied 433 place count 2069 transition count 2045
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 453 place count 2049 transition count 2025
Iterating global reduction 1 with 20 rules applied. Total rules applied 473 place count 2049 transition count 2025
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 493 place count 2029 transition count 2005
Iterating global reduction 1 with 20 rules applied. Total rules applied 513 place count 2029 transition count 2005
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 533 place count 2009 transition count 1985
Iterating global reduction 1 with 20 rules applied. Total rules applied 553 place count 2009 transition count 1985
Applied a total of 553 rules in 1396 ms. Remains 2009 /2401 variables (removed 392) and now considering 1985/2166 (removed 181) transitions.
// Phase 1: matrix 1985 rows 2009 cols
[2024-05-25 10:01:01] [INFO ] Computed 128 invariants in 22 ms
[2024-05-25 10:01:02] [INFO ] Implicit Places using invariants in 628 ms returned []
[2024-05-25 10:01:02] [INFO ] Invariant cache hit.
[2024-05-25 10:01:05] [INFO ] Implicit Places using invariants and state equation in 3112 ms returned []
Implicit Place search using SMT with State Equation took 3744 ms to find 0 implicit places.
Running 1964 sub problems to find dead transitions.
[2024-05-25 10:01:05] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/1988 variables, 126/126 constraints. Problems are: Problem set: 0 solved, 1964 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 1988/3994 variables, and 126 constraints, problems are : Problem set: 0 solved, 1964 unsolved in 30126 ms.
Refiners :[Generalized P Invariants (flows): 126/128 constraints, State Equation: 0/2009 constraints, PredecessorRefiner: 1964/1964 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 1964 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/1988 variables, 126/126 constraints. Problems are: Problem set: 0 solved, 1964 unsolved
Error getting values : (error "ParserException while parsing response: ((s0 1)
(s1 1)
(s2 1)
(s3 1)
(s4 1)
(s5 1)
(s6 1)
(s7 1)
(s8 1)
(s9 1)
(s10 1)
(s11 1)
(s12 1)
(s13 1)
(s14 1)
(s15 1)
(s16 1)
(s17 1)
(s18 1)
(s19 1)
(s20 1)
(s21 1)
(s22 1)
(s23 1)
(s24 1)
(s25 1)
(s26 1)
(s27 1)
(s28 1)
(s29 1)
(s30 1)
(s31 1)
(s32 1)
(s33 1)
(s34 1)
(s35 1)
(s36 1)
(s37 1)
(s38 1)
(s39 1)
(s40 1)
(s41 1)
(s63 1)
(s64 1)
(s65 1)
(s66 1)
(s67 1)
(s68 1)
(s69 1)
(s70 1)
(s71 1)
(s72 1)
(s73 1)
(s74 1)
(s75 1)
(s76 1)
(s77 1)
(s78 1)
(s79 1)
(s80 1)
(s81 1)
(s82 1)
(s83 1)
(s84 1)
(s85 1)
(s86 1)
(s87 1)
(s88 1)
(s89 1)
(s90 1)
(s91 1)
(s92 1)
(s93 1)
(s94 1)
(s95 1)
(s96 1)
(s97 1)
(s98 1)
(s99 1)
(s100 1)
(s101 1)
(s102 1)
(s103 1)
(s104 1)
(s105 1)
(s106 1)
(s107 1)
(s108 1)
(s109 1)
(s110 1)
(s111 1)
(s112 1)
(s113 1)
(s114 1)
(s115 1)
(s116 1)
(s117 1)
(s118 1)
(s119 1)
(s120 1)
(s121 1)
(s122 1)
(s123 1)
(s124 1)
(s125 1)
(s126 1)
(s127 1)
(s128 1)
(s129 1)
(s130 1)
(s131 1)
(s132 1)
(s133 1)
(s134 1)
(s135 1)
(s136 1)
(s137 1)
(s138 1)
(s139 1)
(s140 1)
(s141 1)
(s142 1)
(s143 1)
(s144 1)
(s145 1)
(s146 1)
(s147 1)
(s148 1)
(s149 1)
(s150 1)
(s151 1)
(s152 1)
(s153 1)
(s154 1)
(s155 1)
(s156 1)
(s157 1)
(s158 1)
(s159 1)
(s160 1)
(s161 1)
(s162 1)
(s163 1)
(s164 1)
(s165 1)
(s166 1)
(s167 1)
(s168 1)
(s169 1)
(s170 1)
(s171 1)
(s172 1)
(s173 1)
(s174 1)
(s175 1)
(s176 1)
(s177 1)
(s178 1)
(s179 1)
(s180 1)
(s181 1)
(s182 1)
(s183 1)
(s184 1)
(s185 1)
(s186 1)
(s187 1)
(s188 1)
(s189 1)
(s190 1)
(s191 1)
(s192 1)
(s193 1)
(s194 1)
(s195 1)
(s196 1)
(s197 1)
(s198 1)
(s199 1)
(s200 1)
(s201 1)
(s202 1)
(s203 1)
(s204 1)
(s205 1)
(s206 1)
(s207 1)
(s208 1)
(s209 1)
(s210 1)
(s211 1)
(s212 1)
(s213 1)
(s214 1)
(s215 1)
(s216 1)
(s217 1)
(s218 timeout
org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 1988/3994 variables, and 126 constraints, problems are : Problem set: 0 solved, 1964 unsolved in 30080 ms.
Refiners :[Generalized P Invariants (flows): 126/128 constraints, State Equation: 0/2009 constraints, PredecessorRefiner: 0/1964 constraints, Known Traps: 0/0 constraints]
After SMT, in 60850ms problems are : Problem set: 0 solved, 1964 unsolved
Search for dead transitions found 0 dead transitions in 60891ms
Starting structural reductions in LTL mode, iteration 1 : 2009/2401 places, 1985/2166 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 66039 ms. Remains : 2009/2401 places, 1985/2166 transitions.
Stuttering acceptance computed with spot in 169 ms :[(NOT p1), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04
Product exploration explored 100000 steps with 381 reset in 974 ms.
Product exploration explored 100000 steps with 382 reset in 611 ms.
Computed a total of 2009 stabilizing places and 1985 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 2009 transition count 1985
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (NOT p0)), (X (NOT p1)), (X (X (NOT p1))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT p0))), (F (G (NOT p1))), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 11 factoid took 325 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 3 states, 3 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 147 ms :[(NOT p1), (NOT p1), (NOT p1)]
RANDOM walk for 1102 steps (0 resets) in 17 ms. (61 steps per ms) remains 0/1 properties
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (NOT p0)), (X (NOT p1)), (X (X (NOT p1))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT p0))), (F (G (NOT p1))), (F (G (NOT p0)))]
False Knowledge obtained : [(F p1)]
Knowledge based reduction with 11 factoid took 397 ms. Reduced automaton from 3 states, 3 edges and 1 AP (stutter sensitive) to 3 states, 3 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 146 ms :[(NOT p1), (NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 147 ms :[(NOT p1), (NOT p1), (NOT p1)]
[2024-05-25 10:02:10] [INFO ] Invariant cache hit.
[2024-05-25 10:02:12] [INFO ] [Real]Absence check using 0 positive and 128 generalized place invariants in 142 ms returned sat
[2024-05-25 10:02:16] [INFO ] [Real]Absence check using state equation in 3222 ms returned sat
[2024-05-25 10:02:16] [INFO ] Solution in real domain found non-integer solution.
[2024-05-25 10:02:18] [INFO ] [Nat]Absence check using 0 positive and 128 generalized place invariants in 100 ms returned sat
[2024-05-25 10:02:25] [INFO ] [Nat]Absence check using state equation in 7164 ms returned sat
[2024-05-25 10:02:25] [INFO ] Computed and/alt/rep : 1899/2131/1899 causal constraints (skipped 65 transitions) in 155 ms.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:299)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithCausalOrder(DeadlockTester.java:1137)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:875)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testEGap(DeadlockTester.java:587)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.computeEGknowledge(LTLPropertySolver.java:619)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:581)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:252)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:958)
at fr.lip6.move.gal.application.Application.start(Application.java:189)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:208)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:651)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:588)
at org.eclipse.equinox.launcher.Main.run(Main.java:1459)
at org.eclipse.equinox.launcher.Main.main(Main.java:1432)
[2024-05-25 10:02:31] [WARNING] SMT solver failed with error :java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close... while checking expression EG (NOT p1)
Could not prove EG (NOT p1)
Support contains 63 out of 2009 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in LTL mode, iteration 0 : 2009/2009 places, 1985/1985 transitions.
Applied a total of 0 rules in 122 ms. Remains 2009 /2009 variables (removed 0) and now considering 1985/1985 (removed 0) transitions.
[2024-05-25 10:02:31] [INFO ] Invariant cache hit.
[2024-05-25 10:02:32] [INFO ] Implicit Places using invariants in 943 ms returned []
[2024-05-25 10:02:32] [INFO ] Invariant cache hit.
[2024-05-25 10:02:35] [INFO ] Implicit Places using invariants and state equation in 3726 ms returned []
Implicit Place search using SMT with State Equation took 4674 ms to find 0 implicit places.
Running 1964 sub problems to find dead transitions.
[2024-05-25 10:02:36] [INFO ] Invariant cache hit.
Error getting values : (error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
At refinement iteration 0 (INCLUDED_ONLY) 0/1988 variables, 126/126 constraints. Problems are: Problem set: 0 solved, 1964 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 1988/3994 variables, and 126 constraints, problems are : Problem set: 0 solved, 1964 unsolved in 30062 ms.
Refiners :[Generalized P Invariants (flows): 126/128 constraints, State Equation: 0/2009 constraints, PredecessorRefiner: 1964/1964 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 1964 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/1988 variables, 126/126 constraints. Problems are: Problem set: 0 solved, 1964 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 1988/3994 variables, and 126 constraints, problems are : Problem set: 0 solved, 1964 unsolved in 30058 ms.
Refiners :[Generalized P Invariants (flows): 126/128 constraints, State Equation: 0/2009 constraints, PredecessorRefiner: 0/1964 constraints, Known Traps: 0/0 constraints]
After SMT, in 60823ms problems are : Problem set: 0 solved, 1964 unsolved
Search for dead transitions found 0 dead transitions in 60852ms
Finished structural reductions in LTL mode , in 1 iterations and 65655 ms. Remains : 2009/2009 places, 1985/1985 transitions.
Computed a total of 2009 stabilizing places and 1985 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 2009 transition count 1985
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p1), (X (X (NOT p1))), (F (G (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 83 ms. Reduced automaton from 3 states, 3 edges and 1 AP (stutter sensitive) to 3 states, 3 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 99 ms :[(NOT p1), (NOT p1), (NOT p1)]
RANDOM walk for 1151 steps (0 resets) in 17 ms. (63 steps per ms) remains 0/1 properties
Knowledge obtained : [(NOT p1), (X (X (NOT p1))), (F (G (NOT p1)))]
False Knowledge obtained : [(F p1)]
Knowledge based reduction with 3 factoid took 98 ms. Reduced automaton from 3 states, 3 edges and 1 AP (stutter sensitive) to 3 states, 3 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 116 ms :[(NOT p1), (NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 141 ms :[(NOT p1), (NOT p1), (NOT p1)]
[2024-05-25 10:03:38] [INFO ] Invariant cache hit.
[2024-05-25 10:03:40] [INFO ] [Real]Absence check using 0 positive and 128 generalized place invariants in 98 ms returned sat
[2024-05-25 10:03:43] [INFO ] [Real]Absence check using state equation in 2960 ms returned sat
[2024-05-25 10:03:43] [INFO ] Solution in real domain found non-integer solution.
[2024-05-25 10:03:45] [INFO ] [Nat]Absence check using 0 positive and 128 generalized place invariants in 99 ms returned sat
[2024-05-25 10:03:52] [INFO ] [Nat]Absence check using state equation in 6936 ms returned sat
[2024-05-25 10:03:52] [INFO ] Computed and/alt/rep : 1899/2131/1899 causal constraints (skipped 65 transitions) in 146 ms.
Could not prove EG (NOT p1)
Stuttering acceptance computed with spot in 140 ms :[(NOT p1), (NOT p1), (NOT p1)]
Product exploration explored 100000 steps with 379 reset in 752 ms.
Product exploration explored 100000 steps with 382 reset in 538 ms.
Applying partial POR strategy [true, false, false]
Stuttering acceptance computed with spot in 120 ms :[(NOT p1), (NOT p1), (NOT p1)]
Support contains 63 out of 2009 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 2009/2009 places, 1985/1985 transitions.
Graph (complete) has 2384 edges and 2009 vertex of which 1074 are kept as prefixes of interest. Removing 935 places using SCC suffix rule.5 ms
Discarding 935 places :
Also discarding 830 output transitions
Drop transitions (Output transitions of discarded places.) removed 830 transitions
Performed 462 Post agglomeration using F-continuation condition.Transition count delta: 0
Iterating post reduction 0 with 462 rules applied. Total rules applied 463 place count 1074 transition count 1155
Performed 357 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 357 Pre rules applied. Total rules applied 463 place count 1074 transition count 1197
Deduced a syphon composed of 819 places in 1 ms
Iterating global reduction 1 with 357 rules applied. Total rules applied 820 place count 1074 transition count 1197
Discarding 651 places :
Symmetric choice reduction at 1 with 651 rule applications. Total rules 1471 place count 423 transition count 546
Deduced a syphon composed of 168 places in 1 ms
Iterating global reduction 1 with 651 rules applied. Total rules applied 2122 place count 423 transition count 546
Performed 84 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 252 places in 0 ms
Iterating global reduction 1 with 84 rules applied. Total rules applied 2206 place count 423 transition count 546
Discarding 147 places :
Symmetric choice reduction at 1 with 147 rule applications. Total rules 2353 place count 276 transition count 399
Deduced a syphon composed of 105 places in 0 ms
Iterating global reduction 1 with 147 rules applied. Total rules applied 2500 place count 276 transition count 399
Deduced a syphon composed of 105 places in 0 ms
Applied a total of 2500 rules in 491 ms. Remains 276 /2009 variables (removed 1733) and now considering 399/1985 (removed 1586) transitions.
[2024-05-25 10:04:00] [INFO ] Redundant transitions in 13 ms returned []
Running 336 sub problems to find dead transitions.
// Phase 1: matrix 399 rows 276 cols
[2024-05-25 10:04:00] [INFO ] Computed 1 invariants in 8 ms
At refinement iteration 0 (INCLUDED_ONLY) 0/255 variables, 1/1 constraints. Problems are: Problem set: 0 solved, 336 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/255 variables, 0/1 constraints. Problems are: Problem set: 0 solved, 336 unsolved
Problem TDEAD189 is UNSAT
Problem TDEAD190 is UNSAT
Problem TDEAD191 is UNSAT
Problem TDEAD192 is UNSAT
Problem TDEAD193 is UNSAT
Problem TDEAD194 is UNSAT
Problem TDEAD195 is UNSAT
Problem TDEAD196 is UNSAT
Problem TDEAD197 is UNSAT
Problem TDEAD198 is UNSAT
Problem TDEAD199 is UNSAT
Problem TDEAD200 is UNSAT
Problem TDEAD201 is UNSAT
Problem TDEAD202 is UNSAT
Problem TDEAD203 is UNSAT
Problem TDEAD204 is UNSAT
Problem TDEAD205 is UNSAT
Problem TDEAD206 is UNSAT
Problem TDEAD207 is UNSAT
Problem TDEAD208 is UNSAT
Problem TDEAD209 is UNSAT
Problem TDEAD210 is UNSAT
Problem TDEAD211 is UNSAT
Problem TDEAD213 is UNSAT
Problem TDEAD214 is UNSAT
Problem TDEAD216 is UNSAT
Problem TDEAD217 is UNSAT
Problem TDEAD219 is UNSAT
Problem TDEAD220 is UNSAT
Problem TDEAD222 is UNSAT
Problem TDEAD223 is UNSAT
Problem TDEAD225 is UNSAT
Problem TDEAD226 is UNSAT
Problem TDEAD228 is UNSAT
Problem TDEAD229 is UNSAT
Problem TDEAD231 is UNSAT
Problem TDEAD232 is UNSAT
Problem TDEAD234 is UNSAT
Problem TDEAD235 is UNSAT
Problem TDEAD237 is UNSAT
Problem TDEAD238 is UNSAT
Problem TDEAD240 is UNSAT
Problem TDEAD241 is UNSAT
Problem TDEAD243 is UNSAT
Problem TDEAD244 is UNSAT
Problem TDEAD246 is UNSAT
Problem TDEAD247 is UNSAT
Problem TDEAD249 is UNSAT
Problem TDEAD250 is UNSAT
Problem TDEAD252 is UNSAT
Problem TDEAD253 is UNSAT
Problem TDEAD255 is UNSAT
Problem TDEAD256 is UNSAT
Problem TDEAD258 is UNSAT
Problem TDEAD259 is UNSAT
Problem TDEAD261 is UNSAT
Problem TDEAD262 is UNSAT
Problem TDEAD264 is UNSAT
Problem TDEAD265 is UNSAT
Problem TDEAD267 is UNSAT
Problem TDEAD268 is UNSAT
Problem TDEAD270 is UNSAT
Problem TDEAD271 is UNSAT
Problem TDEAD273 is UNSAT
Problem TDEAD274 is UNSAT
Problem TDEAD276 is UNSAT
Problem TDEAD277 is UNSAT
Problem TDEAD279 is UNSAT
Problem TDEAD280 is UNSAT
Problem TDEAD282 is UNSAT
Problem TDEAD283 is UNSAT
Problem TDEAD285 is UNSAT
Problem TDEAD286 is UNSAT
Problem TDEAD288 is UNSAT
Problem TDEAD289 is UNSAT
Problem TDEAD291 is UNSAT
Problem TDEAD292 is UNSAT
Problem TDEAD294 is UNSAT
Problem TDEAD295 is UNSAT
Problem TDEAD297 is UNSAT
Problem TDEAD298 is UNSAT
Problem TDEAD300 is UNSAT
Problem TDEAD301 is UNSAT
Problem TDEAD303 is UNSAT
Problem TDEAD304 is UNSAT
Problem TDEAD306 is UNSAT
Problem TDEAD307 is UNSAT
Problem TDEAD309 is UNSAT
Problem TDEAD310 is UNSAT
Problem TDEAD312 is UNSAT
Problem TDEAD313 is UNSAT
Problem TDEAD315 is UNSAT
Problem TDEAD316 is UNSAT
Problem TDEAD318 is UNSAT
Problem TDEAD319 is UNSAT
Problem TDEAD321 is UNSAT
Problem TDEAD322 is UNSAT
Problem TDEAD324 is UNSAT
Problem TDEAD325 is UNSAT
Problem TDEAD327 is UNSAT
Problem TDEAD328 is UNSAT
Problem TDEAD330 is UNSAT
Problem TDEAD331 is UNSAT
Problem TDEAD333 is UNSAT
Problem TDEAD334 is UNSAT
Problem TDEAD336 is UNSAT
Problem TDEAD337 is UNSAT
Problem TDEAD339 is UNSAT
Problem TDEAD340 is UNSAT
Problem TDEAD342 is UNSAT
Problem TDEAD343 is UNSAT
Problem TDEAD345 is UNSAT
Problem TDEAD346 is UNSAT
Problem TDEAD348 is UNSAT
Problem TDEAD349 is UNSAT
Problem TDEAD351 is UNSAT
Problem TDEAD352 is UNSAT
Problem TDEAD354 is UNSAT
Problem TDEAD355 is UNSAT
Problem TDEAD357 is UNSAT
Problem TDEAD358 is UNSAT
Problem TDEAD360 is UNSAT
Problem TDEAD361 is UNSAT
Problem TDEAD363 is UNSAT
Problem TDEAD364 is UNSAT
Problem TDEAD366 is UNSAT
Problem TDEAD367 is UNSAT
Problem TDEAD369 is UNSAT
Problem TDEAD370 is UNSAT
Problem TDEAD372 is UNSAT
Problem TDEAD373 is UNSAT
Problem TDEAD375 is UNSAT
Problem TDEAD376 is UNSAT
Problem TDEAD378 is UNSAT
Problem TDEAD379 is UNSAT
Problem TDEAD381 is UNSAT
Problem TDEAD382 is UNSAT
Problem TDEAD384 is UNSAT
Problem TDEAD385 is UNSAT
Problem TDEAD387 is UNSAT
Problem TDEAD388 is UNSAT
Problem TDEAD390 is UNSAT
Problem TDEAD391 is UNSAT
Problem TDEAD393 is UNSAT
Problem TDEAD394 is UNSAT
Problem TDEAD396 is UNSAT
Problem TDEAD397 is UNSAT
At refinement iteration 2 (OVERLAPS) 399/654 variables, 255/256 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/654 variables, 0/256 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 4 (OVERLAPS) 21/675 variables, 21/277 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/675 variables, 0/277 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 6 (OVERLAPS) 0/675 variables, 0/277 constraints. Problems are: Problem set: 147 solved, 189 unsolved
No progress, stopping.
After SMT solving in domain Real declared 675/675 variables, and 277 constraints, problems are : Problem set: 147 solved, 189 unsolved in 19039 ms.
Refiners :[Generalized P Invariants (flows): 1/1 constraints, State Equation: 276/276 constraints, PredecessorRefiner: 336/336 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 147 solved, 189 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/150 variables, 0/0 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 1 (OVERLAPS) 21/171 variables, 1/1 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/171 variables, 0/1 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 3 (OVERLAPS) 399/570 variables, 171/172 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/570 variables, 189/361 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/570 variables, 0/361 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 6 (OVERLAPS) 105/675 variables, 105/466 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/675 variables, 0/466 constraints. Problems are: Problem set: 147 solved, 189 unsolved
At refinement iteration 8 (OVERLAPS) 0/675 variables, 0/466 constraints. Problems are: Problem set: 147 solved, 189 unsolved
No progress, stopping.
After SMT solving in domain Int declared 675/675 variables, and 466 constraints, problems are : Problem set: 147 solved, 189 unsolved in 18242 ms.
Refiners :[Generalized P Invariants (flows): 1/1 constraints, State Equation: 276/276 constraints, PredecessorRefiner: 189/336 constraints, Known Traps: 0/0 constraints]
After SMT, in 37495ms problems are : Problem set: 147 solved, 189 unsolved
Search for dead transitions found 147 dead transitions in 37503ms
Found 147 dead transitions using SMT.
Drop transitions (Dead Transitions using SMT only with invariants) removed 147 transitions
Dead transitions reduction (with SMT) removed 147 transitions
Starting structural reductions in SI_LTL mode, iteration 1 : 276/2009 places, 252/1985 transitions.
Graph (complete) has 273 edges and 276 vertex of which 171 are kept as prefixes of interest. Removing 105 places using SCC suffix rule.0 ms
Discarding 105 places :
Also discarding 0 output transitions
Applied a total of 1 rules in 6 ms. Remains 171 /276 variables (removed 105) and now considering 252/252 (removed 0) transitions.
Starting structural reductions in SI_LTL mode, iteration 2 : 171/2009 places, 252/1985 transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 38021 ms. Remains : 171/2009 places, 252/1985 transitions.
Built C files in :
/tmp/ltsmin15316853502809314149
[2024-05-25 10:04:38] [INFO ] Built C files in 33ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin15316853502809314149
Running compilation step : cd /tmp/ltsmin15316853502809314149;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c'
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running cd /tmp/ltsmin15316853502809314149;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c' killed by timeout after 3 SECONDS
java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running cd /tmp/ltsmin15316853502809314149;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c' killed by timeout after 3 SECONDS
at fr.lip6.move.gal.application.runner.ltsmin.LTSminRunner$1.run(LTSminRunner.java:93)
at java.base/java.lang.Thread.run(Thread.java:840)
Support contains 63 out of 2009 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2009/2009 places, 1985/1985 transitions.
Applied a total of 0 rules in 122 ms. Remains 2009 /2009 variables (removed 0) and now considering 1985/1985 (removed 0) transitions.
// Phase 1: matrix 1985 rows 2009 cols
[2024-05-25 10:04:41] [INFO ] Computed 128 invariants in 15 ms
[2024-05-25 10:04:42] [INFO ] Implicit Places using invariants in 724 ms returned []
[2024-05-25 10:04:42] [INFO ] Invariant cache hit.
[2024-05-25 10:04:45] [INFO ] Implicit Places using invariants and state equation in 3369 ms returned []
Implicit Place search using SMT with State Equation took 4095 ms to find 0 implicit places.
Running 1964 sub problems to find dead transitions.
[2024-05-25 10:04:45] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/1988 variables, 126/126 constraints. Problems are: Problem set: 0 solved, 1964 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 1988/3994 variables, and 126 constraints, problems are : Problem set: 0 solved, 1964 unsolved in 30070 ms.
Refiners :[Generalized P Invariants (flows): 126/128 constraints, State Equation: 0/2009 constraints, PredecessorRefiner: 1964/1964 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 1964 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/1988 variables, 126/126 constraints. Problems are: Problem set: 0 solved, 1964 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 1988/3994 variables, and 126 constraints, problems are : Problem set: 0 solved, 1964 unsolved in 30078 ms.
Refiners :[Generalized P Invariants (flows): 126/128 constraints, State Equation: 0/2009 constraints, PredecessorRefiner: 0/1964 constraints, Known Traps: 0/0 constraints]
After SMT, in 60630ms problems are : Problem set: 0 solved, 1964 unsolved
Search for dead transitions found 0 dead transitions in 60653ms
Finished structural reductions in LTL mode , in 1 iterations and 64877 ms. Remains : 2009/2009 places, 1985/1985 transitions.
Built C files in :
/tmp/ltsmin5478068912103646353
[2024-05-25 10:05:46] [INFO ] Built C files in 51ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin5478068912103646353
Running compilation step : cd /tmp/ltsmin5478068912103646353;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c'
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running cd /tmp/ltsmin5478068912103646353;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c' killed by timeout after 3 SECONDS
java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running cd /tmp/ltsmin5478068912103646353;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c' killed by timeout after 3 SECONDS
at fr.lip6.move.gal.application.runner.ltsmin.LTSminRunner$1.run(LTSminRunner.java:93)
at java.base/java.lang.Thread.run(Thread.java:840)
[2024-05-25 10:05:49] [INFO ] Flatten gal took : 152 ms
[2024-05-25 10:05:49] [INFO ] Flatten gal took : 170 ms
[2024-05-25 10:05:49] [INFO ] Time to serialize gal into /tmp/LTL18141477267025354590.gal : 34 ms
[2024-05-25 10:05:49] [INFO ] Time to serialize properties into /tmp/LTL11227389120008269310.prop : 2 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64' '--gc-threshold' '2000000' '-i' '/tmp/LTL18141477267025354590.gal' '-t' 'CGAL' '-hoa' '/tmp/aut8404541841470877058.hoa' '-atoms' '/tmp/LTL11227389120008269310.prop' '-c' '-stutter-deadlock' '--gen-order' 'FOLLOW'

its-ltl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/L...319
Loading property file /tmp/LTL11227389120008269310.prop.
Loaded 1 atomic propositions.
Checking formula 0 provided in automaton : /tmp/aut8404541841470877058.hoa
Detected timeout of ITS tools.
[2024-05-25 10:06:05] [INFO ] Flatten gal took : 111 ms
[2024-05-25 10:06:05] [INFO ] Flatten gal took : 102 ms
[2024-05-25 10:06:05] [INFO ] Time to serialize gal into /tmp/LTL12674196742113784935.gal : 35 ms
[2024-05-25 10:06:05] [INFO ] Time to serialize properties into /tmp/LTL13000729092542199840.ltl : 5 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64' '--gc-threshold' '2000000' '-i' '/tmp/LTL12674196742113784935.gal' '-t' 'CGAL' '-LTL' '/tmp/LTL13000729092542199840.ltl' '-c' '-stutter-deadlock' '--gen-order' 'FOLLOW'

its-ltl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/L...277
Read 1 LTL properties
Checking formula 0 : !((X((G("(((((((m5_5>=1)||(m5_3>=1))||((m5_1>=1)||(m5_21>=1)))||(((m5_54>=1)||(m5_19>=1))||((m5_56>=1)||(m5_58>=1))))||((((m5_17>=1)||...1844
Formula 0 simplified : X(F!"(((((((m5_5>=1)||(m5_3>=1))||((m5_1>=1)||(m5_21>=1)))||(((m5_54>=1)||(m5_19>=1))||((m5_56>=1)||(m5_58>=1))))||((((m5_17>=1)||(m...1836
Detected timeout of ITS tools.
[2024-05-25 10:06:20] [INFO ] Flatten gal took : 90 ms
[2024-05-25 10:06:20] [INFO ] Applying decomposition
[2024-05-25 10:06:20] [INFO ] Flatten gal took : 89 ms
Converted graph to binary with : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202405141337/bin/convert-linux64' '-i' '/tmp/graph13208877404537548184.txt' '-o' '/tmp/graph13208877404537548184.bin' '-w' '/tmp/graph13208877404537548184.weights'
Built communities with : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202405141337/bin/louvain-linux64' '/tmp/graph13208877404537548184.bin' '-l' '-1' '-v' '-w' '/tmp/graph13208877404537548184.weights' '-q' '0' '-e' '0.001'
[2024-05-25 10:06:20] [INFO ] Decomposing Gal with order
[2024-05-25 10:06:21] [INFO ] Rewriting arrays to variables to allow decomposition.
[2024-05-25 10:06:21] [INFO ] Removed a total of 309 redundant transitions.
[2024-05-25 10:06:21] [INFO ] Flatten gal took : 189 ms
[2024-05-25 10:06:21] [INFO ] Fuse similar labels procedure discarded/fused a total of 0 labels/synchronizations in 15 ms.
[2024-05-25 10:06:21] [INFO ] Time to serialize gal into /tmp/LTL6527895675220552875.gal : 46 ms
[2024-05-25 10:06:21] [INFO ] Time to serialize properties into /tmp/LTL3352079221597154823.ltl : 2 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64' '--gc-threshold' '2000000' '-i' '/tmp/LTL6527895675220552875.gal' '-t' 'CGAL' '-LTL' '/tmp/LTL3352079221597154823.ltl' '-c' '-stutter-deadlock'

its-ltl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/L...254
Read 1 LTL properties
Checking formula 0 : !((X((G("(((((((i25.u321.m5_5>=1)||(i25.u351.m5_3>=1))||((i23.u280.m5_1>=1)||(i2.u385.m5_21>=1)))||(((i31.u343.m5_54>=1)||(i27.u357.m5...3044
Formula 0 simplified : X(F!"(((((((i25.u321.m5_5>=1)||(i25.u351.m5_3>=1))||((i23.u280.m5_1>=1)||(i2.u385.m5_21>=1)))||(((i31.u343.m5_54>=1)||(i27.u357.m5_1...3036
Detected timeout of ITS tools.
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04 finished in 336423 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((G(p0)&&(!p1 U (p2||G(!p1))))))'
Support contains 108 out of 2401 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Discarding 231 places :
Implicit places reduction removed 231 places
Iterating post reduction 0 with 231 rules applied. Total rules applied 231 place count 2170 transition count 2166
Discarding 83 places :
Symmetric choice reduction at 1 with 83 rule applications. Total rules 314 place count 2087 transition count 2063
Iterating global reduction 1 with 83 rules applied. Total rules applied 397 place count 2087 transition count 2063
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 459 place count 2025 transition count 2001
Iterating global reduction 1 with 62 rules applied. Total rules applied 521 place count 2025 transition count 2001
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 541 place count 2005 transition count 1981
Iterating global reduction 1 with 20 rules applied. Total rules applied 561 place count 2005 transition count 1981
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 581 place count 1985 transition count 1961
Iterating global reduction 1 with 20 rules applied. Total rules applied 601 place count 1985 transition count 1961
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 621 place count 1965 transition count 1941
Iterating global reduction 1 with 20 rules applied. Total rules applied 641 place count 1965 transition count 1941
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 661 place count 1945 transition count 1921
Iterating global reduction 1 with 20 rules applied. Total rules applied 681 place count 1945 transition count 1921
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 701 place count 1925 transition count 1901
Iterating global reduction 1 with 20 rules applied. Total rules applied 721 place count 1925 transition count 1901
Applied a total of 721 rules in 1384 ms. Remains 1925 /2401 variables (removed 476) and now considering 1901/2166 (removed 265) transitions.
// Phase 1: matrix 1901 rows 1925 cols
[2024-05-25 10:06:38] [INFO ] Computed 128 invariants in 13 ms
[2024-05-25 10:06:38] [INFO ] Implicit Places using invariants in 608 ms returned []
[2024-05-25 10:06:38] [INFO ] Invariant cache hit.
[2024-05-25 10:06:41] [INFO ] Implicit Places using invariants and state equation in 2180 ms returned []
Implicit Place search using SMT with State Equation took 2795 ms to find 0 implicit places.
Running 1880 sub problems to find dead transitions.
[2024-05-25 10:06:41] [INFO ] Invariant cache hit.
Error getting values : (error "ParserException while parsing response: (timeout
org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
At refinement iteration 0 (INCLUDED_ONLY) 0/1904 variables, 126/126 constraints. Problems are: Problem set: 0 solved, 1880 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 1904/3826 variables, and 126 constraints, problems are : Problem set: 0 solved, 1880 unsolved in 30062 ms.
Refiners :[Generalized P Invariants (flows): 126/128 constraints, State Equation: 0/1925 constraints, PredecessorRefiner: 1880/1880 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 1880 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/1904 variables, 126/126 constraints. Problems are: Problem set: 0 solved, 1880 unsolved
Error getting values : (error "ParserException while parsing response: ((s0 1)
(s1 1)
(s2 1)
(s3 1)
(s4 1)
(s5 1)
(s6 1)
(s7 1)
(s8 1)
(s9 1)
(s10 1)
(s11 1)
(s12 1)
(s13 1)
(s14 1)
(s15 1)
(s16 1)
(s17 1)
(s18 1)
(s19 1)
(s20 1)
(s21 1)
(s22 1)
(s23 1)
(s24 1)
(s25 1)
(s26 1)
(s27 1)
(s28 1)
(s29 1)
(s30 1)
(s31 1)
(s32 1)
(s33 1)
(s34 1)
(s35 1)
(s36 1)
(s37 1)
(s38 1)
(s39 1)
(s40 1)
(s41 1)
(s63 1)
(s64 1)
(s65 1)
(s66 1)
(s67 1)
(s68 1)
(s69 1)
(s70 1)
(s71 1)
(s72 1)
(s73 1)
(s74 1)
(s75 1)
(s76 1)
(s77 1)
(s78 1)
(s79 1)
(s80 1)
(s81 1)
(s82 1)
(s83 1)
(s84 1)
(s85 1)
(s86 1)
(s87 1)
(s88 1)
(s89 1)
(s90 1)
(s91 1)
(s92 1)
(s93 1)
(s94 1)
(s95 1)
(s96 1)
(s97 1)
(s98 1)
(s99 1)
(s100 1)
(s101 1)
(s102 1)
(s103 1)
(s104 1)
(s105 1)
(s106 1)
(s107 1)
(s108 1)
(s109 1)
(s110 1)
(s111 1)
(s112 1)
(s113 1)
(s114 1)
(s115 1)
(s116 1)
(s117 1)
(s118 1)
(s119 1)
(s120 1)
(s121 1)
(s122 1)
(s123 1)
(s124 1)
(s125 1)
(s126 1)
(s127 1)
(s128 1)
(s129 1)
(s130 1)
(s131 1)
(s132 1)
(s133 1)
(s134 1)
(s135 1)
(s136 1)
(s137 1)
(s138 1)
(s139 1)
(s140 1)
(s141 1)
(s142 1)
(s143 1)
(s144 1)
(s145 1)
(s146 1)
(s147 1)
(s148 1)
(s149 1)
(s150 1)
(s151 1)
(s152 1)
(s153 1)
(s154 1)
(s155 1)
(s156 1)
(s157 1)
(s158 1)
(s159 1)
(s160 1)
(s161 1)
(s162 1)
(s163 1)
(s164 1)
(s165 1)
(s166 1)
(s167 1)
(s168 1)
(s169 1)
(s170 1)
(s171 1)
(s172 1)
(s173 1)
(s174 1)
(s175 1)
(s176 1)
(s177 1)
(s178 1)
(s179 1)
(s180 1)
(s181 1)
(s182 1)
(s183 1)
(s184 1)
(s185 1)
(s186 1)
(s187 1)
(s188 1)
(s189 1)
(s190 1)
(s191 1)
(s192 1)
(s193 1)
(s194 1)
(s195 1)
(s196 1)
(s197 1)
(s198 1)
(s199 1)
(s200 1)
(s201 1)
(s202 1)
(s203 1)
(s204 1)
(s205 1)
(s206 1)
(s207 1)
(s208 1)
(s209 1)
(s210 1)
(s211 1)
(s212 1)
(s213 1)
(s214 1)
(s215 1)
(s216 1)
(s217 1)
(s218 1)
(s219 1)
(s220 1)
(s221 1)
(s222 1)
(s223 1)
(s224 1)
(s225 1)
(s226 1)
(s227 1)
(s228 1)
(s229 1)
(s230 1)
(s231 1)
(s232 1)
(s233 1)
(s234 1)
(s235 1)
(s236 1)
(s237 1)
(s238 1)
(s239 1)
(s240 1)
(s241 1)
(s242 1)
(s243 1)
(s244 1)
(s245 1)
(s246 1)
(s247 1)
(s248 1)
(s249 1)
(s250 1)
(s251 1)
(s252 1)
(s253 1)
(s254 1)
(s255 1)
(s256 1)
(s257 1)
(s258 1)
(s259 1)
(s260 1)
(s261 1)
(s262 1)
(s263 1)
(s264 1)
(s265 1)
(s266 1)
(s267 1)
(s268 1)
(s269 1)
(s270 1)
(s271 1)
(s272 1)
(s273 1)
(s274 1)
(s275 1)
(s276 1)
(s277 1)
(s278 1)
(s279 1)
(s280 1)
(s281 1)
(s282 1)
(s283 1)
(s284 1)
(s285 1)
(s286 1)
(s287 1)
(s288 1)
(s289 1)
(s290 1)
(s291 1)
(s292 1)
(s293 1)
(s294 1)
(s295 1)
(s296 1)
(s297 1)
(s298 1)
(s299 1)
(s300 1)
(s301 1)
(s302 1)
(s303 1)
(s304 1)
(s305 1)
(s306 1)
(s307 1)
(s308 1)
(s309 1)
(s310 1)
(s311 1)
(s312 1)
(s313 1)
(s314 1)
(s315 1)
(s316 1)
(s317 1)
(s318 1)
(s319 1)
(s320 1)
(s321 1)
(s322 1)
(s323 1)
(s324 1)
(s325 1)
(s326 1)
(s327 1)
(s328 1)
(s329 1)
(s330 1)
(s331 1)
(s332 1)
(s333 1)
(s334 1)
(s335 1)
(s336 1)
(s337 1)
(s338 1)
(s339 1)
(s340 1)
(s341 1)
(s342 1)
(s343 1)
(s344 1)
(s345 1)
(s346 1)
(s347 1)
(s348 1)
(s349 1)
(s350 1)
(s351 1)
(s352 1)
(s353 1)
(s354 1)
(s355 1)
(s356 1)
(s357 1)
(s358 1)
(s359 1)
(s360 1)
(s361 1)
(s362 1)
(s363 1)
(s364 1)
(s365 1)
(s366 1)
(s367 1)
(s368 1)
(s369 1)
(s370 1)
(s371 1)
(s372 1)
(s373 1)
(s374 1)
(s375 1)
(s376 1)
(s377 1)
(s378 1)
(s379 1)
(s380 1)
(s381 1)
(s382 1)
(s383 1)
(s384 1)
(s385 1)
(s386 1)
(s387 1)
(s388 1)
(s389 1)
(s390 1)
(s391 1)
(s392 1)
(s393 1)
(s394 1)
(s395 1)
(s396 1)
(s397 1)
(s398 1)
(s399 1)
(s400 1)
(s401 1)
(s402 1)
(s403 1)
(s404 1)
(s405 1)
(s406 1)
(s407 1)
(s408 1)
(s409 1)
(s410 1)
(s411 1)
(s412 1)
(s413 1)
(s414 1)
(s415 1)
(s416 1)
(s417 1)
(s418 1)
(s419 1)
(s420 1)
(s421 1)
(s422 1)
(s423 1)
(s424 1)
(s425 1)
(s426 1)
(s427 1)
(s428 1)
(s429 1)
(s430 1)
(s431 1)
(s432 1)
(s433 1)
(s434 1)
(s435 1)
(s436 1)
(s437 1)
(s438 1)
(s439 1)
(s440 1)
(s441 1)
(s442 1)
(s443 1)
(s444 1)
(s445 1)
(s446 1)
(s447 1)
(s448 1)
(s449 1)
(s450 1)
(s451 1)
(s452 1)
(s453 1)
(s454 1)
(s455 1)
(s456 1)
(s457 1)
(s458 1)
(s459 1)
(s460 1)
(s461 1)
(s462 1)
(s463 1)
(s464 1)
(s465 1)
(s466 1)
(s467 1)
(s468 1)
(s469 1)
(s470 1)
(s471 1)
(s472 1)
(s473 1)
(s474 1)
(s475 1)
(s476 1)
(s477 1)
(s478 1)
(s479 1)
(s480 1)
(s481 1)
(s482 1)
(s483 1)
(s484 1)
(s485 1)
(s486 1)
(s487 1)
(s488 1)
(s489 1)
(s490 1)
(s491 1)
(s492 1)
(s493 1)
(s494 1)
(s495 1)
(s496 1)
(s497 1)
(s498 1)
(s499 1)
(s500 1)
(s501 1)
(s502 1)
(s503 1)
(s504 1)
(s505 1)
(s506 1)
(s507 1)
(s508 1)
(s509 1)
(s510 1)
(s511 1)
(s512 1)
(s513 1)
(s514 1)
(s515 1)
(s516 1)
(s517 1)
(s518 1)
(s519 1)
(s520 1)
(s521 1)
(s522 1)
(s523 1)
(s524 1)
(s525 1)
(s526 1)
(s527 1)
(s528 1)
(s529 1)
(s530 1)
(s531 1)
(s532 1)
(s533 1)
(s534 1)
(s535 1)
(s536 1)
(s537 1)
(s538 1)
(s539 1)
(s540 1)
(s541 1)
(s542 1)
(s543 1)
(s544 1)
(s545 1)
(s546 1)
(s547 1)
(s548 1)
(s549 1)
(s550 1)
(s551 1)
(s552 1)
(s553 1)
(s554 1)
(s555 1)
(s556 1)
(s557 1)
(s558 1)
(s559 1)
(s560 1)
(s561 1)
(s562 1)
(s563 1)
(s564 1)
(s565 1)
(s566 1)
(s567 1)
(s568 1)
(s569 1)
(s570 1)
(s571 1)
(s572 1)
(s573 1)
(s574 1)
(s575 1)
(s576 1)
(s577 1)
(s578 1)
(s579 1)
(s580 1)
(s581 1)
(s582 1)
(s583 1)
(s584 1)
(s585 1)
(s586 1)
(s587 1)
(s588 1)
(s589 1)
(s590 1)
(s591 1)
(s592 1)
(s593 1)
(s594 1)
(s595 1)
(s596 1)
(s597 1)
(s598 1)
(s599 1)
(s600 1)
(s601 1)
(s602 1)
(s603 1)
(s604 1)
(s605 1)
(s606 1)
(s607 1)
(s608 1)
(s609 1)
(s610 1)
(s611 1)
(s612 1)
(s613 1)
(s614 1)
(s615 1)
(s616 1)
(s617 1)
(s618 1)
(s619 1)
(s620 1)
(s621 1)
(s622 1)
(s623 1)
(s624 1)
(s625 1)
(s626 1)
(s627 1)
(s628 1)
(s629 1)
(s630 1)
(s631 1)
(s632 1)
(s633 1)
(s634 1)
(s635 1)
(s636 1)
(s637 1)
(s638 1)
(s639 1)
(s640 1)
(s641 1)
(s642 1)
(s643 1)
(s644 1)
(s645 1)
(s646 1)
(s647 1)
(s648 1)
(s649 1)
(s650 1)
(s651 1)
(s652 1)
(s653 1)
(s654 1)
(s655 1)
(s656 1)
(s657 1)
(s658 1)
(s659 1)
(s660 1)
(s661 1)
(s662 1)
(s663 1)
(s664 1)
(s665 1)
(s666 1)
(s667 1)
(s668 1)
(s669 1)
(s670 1)
(s671 1)
(s672 1)
(s673 1)
(s674 1)
(s675 1)
(s676 1)
(s677 1)
(s678 1)
(s679 1)
(s680 1)
(s681 1)
(s682 1)
(s683 1)
(s684 1)
(s685 1)
(s686 1)
(s687 1)
(s688 1)
(s689 1)
(s690 1)
(s691 1)
(s692 1)
(s693 1)
(s694 1)
(s695 1)
(s696 1)
(s697 1)
(s698 1)
(s699 1)
(s700 1)
(s701 1)
(s702 1)
(s703 1)
(s704 1)
(s705 1)
(s706 1)
(s707 1)
(s708 1)
(s709 1)
(s710 1)
(s711 1)
(s712 1)
(s713 1)
(s714 1)
(s715 1)
(s716 1)
(s717 1)
(s718 1)
(s719 1)
(s720 1)
(s721 1)
(s722 1)
(s723 1)
(s724 1)
(s725 1)
(s726 1)
(s727 1)
(s728 1)
(s729 1)
(s730 1)
(s731 1)
(s732 1)
(s733 1)
(s734 1)
(s735 1)
(s736 1)
(s737 1)
(s738 1)
(s739 1)
(s740 1)
(s741 1)
(s742 1)
(s743 1)
(s744 1)
(s745 1)
(s746 1)
(s747 1)
(s748 1)
(s749 1)
(s750 1)
(s751 1)
(s752 1)
(s753 1)
(s754 1)
(s755 1)
(s756 1)
(s757 1)
(s758 1)
(s759 1)
(s760 1)
(s761 1)
(s762 1)
(s763 1)
(s764 1)
(s765 1)
(s766 1)
(s767 1)
(s768 1)
(s769 1)
(s770 1)
(s771 1)
(s772 1)
(s773 1)
(s774 1)
(s775 1)
(s776 1)
(s777 1)
(s778 1)
(s779 1)
(s780 1)
(s781 1)
(s782 1)
(s783 1)
(s784 1)
(s785 1)
(s786 1)
(s787 1)
(s788 1)
(s789 1)
(s790 1)
(s791 1)
(s792 1)
(s793 1)
(s794 1)
(s795 1)
(s796 1)
(s797 1)
(s798 1)
(s799 1)
(s800 1)
(s801 1)
(s802 1)
(s803 1)
(s804 1)
(s805 1)
(s806 1)
(s807 1)
(s808 1)
(s809 1)
(s810 1)
(s811 1)
(s812 1)
(s813 1)
(s814 1)
(s815 1)
(s816 1)
(s817 1)
(s818 1)
(s819 1)
(s820 1)
(s821 1)
(s822 1)
(s823 1)
(s824 1)
(s825 1)
(s826 1)
(s827 1)
(s828 1)
(s829 1)
(s830 1)
(s831 1)
(s832 1)
(s833 1)
(s834 1)
(s835 1)
(s836 1)
(s837 1)
(s838 1)
(s839 1)
(s840 1)
(s841 1)
(s842 1)
(s843 1)
(s844 1)
(s845 1)
(s846 1)
(s847 1)
(s848 1)
(s849 1)
(s850 1)
(s851 1)
(s852 1)
(s853 1)
(s854 1)
(s855 1)
(s856 1)
(s857 1)
(s858 1)
(s859 1)
(s860 1)
(s861 1)
(s862 1)
(s863 1)
(s864 1)
(s865 1)
(s866 1)
(s867 1)
(s868 1)
(s869 1)
(s870 1)
(s871 1)
(s872 1)
(s873 1)
(s874 1)
(s875 1)
(s876 1)
(s877 1)
(s878 1)
(s879 1)
(s880 1)
(s881 1)
(s882 1)
(s883 1)
(s884 1)
(s885 1)
(s886 1)
(s887 1)
(s888 1)
(s889 1)
(s890 1)
(s891 1)
(s892 1)
(s893 1)
(s894 1)
(s895 1)
(s896 1)
(s897 1)
(s898 1)
(s899 1)
(s900 1)
(s901 1)
(s902 1)
(s903 1)
(s904 1)
(s905 1)
(s906 1)
(s907 1)
(s908 1)
(s909 1)
(s910 1)
(s911 1)
(s912 1)
(s913 1)
(s914 1)
(s915 1)
(s916 1)
(s917 1)
(s918 1)
(s919 1)
(s920 1)
(s921 1)
(s922 1)
(s923 1)
(s924 1)
(s925 1)
(s926 1)
(s927 1)
(s928 1)
(s929 1)
(s930 1)
(s931 1)
(s932 1)
(s933 1)
(s934 1)
(s935 1)
(s936 1)
(s937 1)
(s938 1)
(s939 1)
(s940 1)
(s941 1)
(s942 1)
(s943 1)
(s944 1)
(s945 1)
(s946 1)
(s947 1)
(s948 1)
(s949 1)
(s950 1)
(s951 1)
(s952 1)
(s953 1)
(s954 1)
(s955 1)
(s956 1)
(s957 1)
(s958 1)
(s959 1)
(s960 1)
(s961 1)
(s962 1)
(s963 1)
(s964 1)
(s965 1)
(s966 1)
(s967 1)
(s968 1)
(s969 1)
(s970 1)
(s971 1)
(s972 1)
(s973 1)
(s974 1)
(s975 1)
(s976 1)
(s977 1)
(s978 1)
(s979 1)
(s980 1)
(s981 1)
(s982 1)
(s983 1)
(s984 1)
(s985 1)
(s986 1)
(s987 1)
(s988 1)
(s989 1)
(s990 1)
(s991 1)
(s992 1)
(s993 1)
(s994 1)
(s995 1)
(s996 1)
(s997 1)
(s998 1)
(s999 1)
(s1000 1)
(s1001 1)
(s1002 1)
(s1003 1)
(s1004 1)
(s1005 1)
(s1006 1)
(s1007 1)
(s1008 1)
(s1009 1)
(s1010 1)
(s1011 1)
(s1012 1)
(s1013 1)
(s1014 1)
(s1015 1)
(s1016 1)
(s1017 1)
(s1018 1)
(s1019 1)
(s1020 1)
(s1021 1)
(s1022 1)
(s1023 1)
(s1024 1)
(s1025 1)
(s1026 1)
(s1027 1)
(s1028 1)
(s1029 1)
(s1030 1)
(s1031 1)
(s1032 1)
(s1033 1)
(s1034 1)
(s1035 1)
(s1036 1)
(s1037 1)
(s1038 1)
(s1039 1)
(s1040 1)
(s1041 1)
(s1042 1)
(s1043 1)
(s1044 1)
(s1045 1)
(s1046 1)
(s1047 1)
(s1048 1)
(s1049 1)
(s1050 1)
(s1051 1)
(s1052 1)
(s1053 1)
(s1054 1)
(s1055 1)
(s1056 1)
(s1057 1)
(s1058 1)
(s1059 1)
(s1060 1)
(s1061 1)
(s1062 1)
(s1063 1)
(s1064 1)
(s1065 1)
(s1066 1)
(s1067 1)
(s1068 1)
(s1069 1)
(s1070 1)
(s1071 1)
(s1072 1)
(s1073 1)
(s1074 1)
(s1075 1)
(s1076 1)
(s1077 1)
(s1078 1)
(s1079 1)
(s1080 1)
(s1081 1)
(s1082 1)
(s1083 1)
(s1084 1)
(s1085 1)
(s1086 1)
(s1087 1)
(s1088 1)
(s1089 1)
(s1090 1)
(s1091 1)
(s1092 1)
(s1093 1)
(s1094 1)
(s1095 1)
(s1096 1)
(s1097 1)
(s1098 1)
(s1099 1)
(s1100 1)
(s1101 1)
(s1102 1)
(s1103 1)
(s1104 1)
(s1105 1)
(s1106 1)
(s1107 1)
(s1108 1)
(s1109 1)
(s1110 1)
(s1111 1)
(s1112 1)
(s1113 1)
(s1114 1)
(s1115 1)
(s1116 1)
(s1117 1)
(s1118 1)
(s1119 1)
(s1120 1)
(s1121 1)
(s1122 1)
(s1123 1)
(s1124 1)
(s1125 1)
(s1126 1)
(s1127 1)
(s1128 1)
(s1129 1)
(s1130 1)
(s1131 1)
(s1132 1)
(s1133 1)
(s1134 1)
(s1135 1)
(s1136 1)
(s1137 1)
(s1138 1)
(s1139 1)
(s1140 1)
(s1141 1)
(s1142 1)
(s1143 1)
(s1144 1)
(s1145 1)
(s1146 1)
(s1147 1)
(s1148 1)
(s1149 1)
(s1150 1)
(s1151 1)
(s1152 1)
(s1153 1)
(s1154 1)
(s1155 1)
(s1156 1)
(s1157 1)
(s1158 1)
(s1159 1)
(s1160 1)
(s1161 1)
(s1162 1)
(s1163 1)
(s1164 1)
(s1165 1)
(s1166 1)
(s1167 82)
(s1168 1)
(s1169 1)
(s1170 1)
(s1171 1)
(s1172 1)
(s1173 1)
(s1174 1)
(s1175 1)
(s1176 1)
(s1177 1)
(s1178 1)
(s1179 1)
(s1180 1)
(s1181 1)
(s1182 1)
(s1183 1)
(s1184 1)
(s1185 1)
(s1186 1)
(s1187 1)
(s1188 1)
(s1189 1)
(s1190 1)
(s1191 1)
(s1192 1)
(s1193 1)
(s1194 1)
(s1195 1)
(s1196 1)
(s1197 1)
(s1198 1)
(s1199 1)
(s1200 1)
(s1201 1)
(s1202 1)
(s1203 1)
(s1204 1)
(s1205 1)
(s1206 1)
(s1207 1)
(s1208 1)
(s1209 1)
(s1210 1)
(s1211 1)
(s1212 1)
(s1213 1)
(s1214 1)
(s1215 1)
(s1216 1)
(s1217 1)
(s1218 1)
(s1219 1)
(s1220 1)
(s1221 1)
(s1222 1)
(s1223 1)
(s1224 1)
(s1225 1)
(s1226 1)
(s1227 1)
(s1228 1)
(s1229 1)
(s1230 1)
(s1231 1)
(s1232 1)
(s1233 1)
(s1234 1)
(s1235 1)
(s1236 1)
(s1237 1)
(s1238 1)
(s1239 1)
(s1240 1)
(s1241 1)
(s1242 1)
(s1243 1)
(s1244 1)
(s1245 1)
(s1246 1)
(s1247 1)
(s1248 1)
(s1249 1)
(s1250 1)
(s1251 1)
(s1252 1)
(s1253 1)
(s1254 1)
(s1255 1)
(s1256 1)
(s1257 1)
(s1258 1)
(s1259 1)
(s1260 1)
(s1261 1)
(s1262 1)
(s1263 1)
(s1264 1)
(s1265 1)
(s1266 1)
(s1267 1)
(s1268 1)
(s1269 1)
(s1270 1)
(s1271 1)
(s1272 1)
(s1273 1)
(s1274 1)
(s1275 1)
(s1276 1)
(s1277 1)
(s1278 1)
(s1279 1)
(s1280 1)
(s1281 1)
(s1282 1)
(s1283 1)
(s1284 1)
(s1285 1)
(s1286 1)
(s1287 1)
(s1288 1)
(s1289 1)
(s1290 1)
(s1291 1)
(s1292 1)
(s1293 1)
(s1294 1)
(s1295 1)
(s1296 1)
(s1297 1)
(s1298 1)
(s1299 1)
(s1300 1)
(s1301 1)
(s1302 1)
(s1303 1)
(s1304 1)
(s1305 1)
(s1306 1)
(s1307 1)
(s1308 1)
(s1309 1)
(s1310 1)
(s1311 1)
(s1312 1)
(s1313 1)
(s1314 1)
(s1315 1)
(s1316 1)
(s1317 1)
(s1318 1)
(s1319 1)
(s1320 1)
(s1321 1)
(s1322 1)
(s1323 1)
(s1324 1)
(s1325 1)
(s1326 1)
(s1327 1)
(s1328 1)
(s1329 1)
(s1330 1)
(s1331 1)
(s1332 1)
(s1333 1)
(s1334 1)
(s1335 1)
(s1336 1)
(s1337 1)
(s1338 1)
(s1339 1)
(s1340 1)
(s1341 1)
(s1342 1)
(s1343 1)
(s1344 1)
(s1345 1)
(s1346 1)
(s1347 1)
(s1348 1)
(s1349 1)
(s1350 1)
(s1351 1)
(s1352 1)
(s1353 1)
(s1354 1)
(s1355 1)
(s1356 1)
(s1357 1)
(s1358 1)
(s1359 1)
(s1360 1)
(s1361 1)
(s1362 1)
(s1363 1)
(s1364 1)
(s1365 1)
(s1366 1)
(s1367 1)
(s1368 1)
(s1369 1)
(s1370 1)
(s1371 1)
(s1372 1)
(s1373 1)
(s1374 1)
(s1375 1)
(s1376 1)
(s1377 1)
(s1378 1)
(s1379 1)
(s1380 1)
(s1381 1)
(s1382 1)
(s1383 1)
(s1384 1)
(s1385 1)
(s1386 1)
(s1387 1)
(s1388 1)
(s1389 1)
(s1390 1)
(s1391 1)
(s1392 1)
(s1393 1)
(s1394 1)
(s1395 1)
(s1396 1)
(s1397 1)
(s1398 1)
(s1399 1)
(s1400 1)
(s1401 1)
(s1402 1)
(s1403 1)
(s1404 1)
(s1405 1)
(s1406 1)
(s1407 1)
(s1408 1)
(s1409 1)
(s1410 1)
(s1411 1)
(s1412 1)
(s1413 1)
(s1414 1)
(s1415 1)
(s1416 1)
(s1417 1)
(s1418 1)
(s1419 1)
(s1420 1)
(s1421 1)
(s1422 1)
(s1423 1)
(s1424 1)
(s1425 1)
(s1426 1)
(s1427 1)
(s1428 1)
(s1429 1)
(s1430 1)
(s1431 1)
(s1432 1)
(s1433 1)
(s1434 1)
(s1435 1)
(s1436 1)
(s1437 1)
(s1438 1)
(s1439 1)
(s1440 1)
(s1441 1)
(s1442 1)
(s1443 1)
(s1444 1)
(s1445 1)
(s1446 1)
(s1447 1)
(s1448 1)
(s1449 1)
(s1450 1)
(s1451 1)
(s1452 1)
(s1453 1)
(s1454 1)
(s1455 1)
(s1456 1)
(s1457 1)
(s1458 1)
(s1459 1)
(s1460 1)
(s1461 1)
(s1462 1)
(s1463 1)
(s1464 1)
(s1465 1)
(s1466 1)
(s1467 1)
(s1468 1)
(s1469 1)
(s1470 1)
(s1471 1)
(s1472 1)
(s1473 1)
(s1474 1)
(s1475 1)
(s1476 1)
(s1477 1)
(s1478 1)
(s1479 1)
(s1480 1)
(s1481 1)
(s1482 1)
(s1483 1)
(s1484 1)
(s1485 1)
(s1486 1)
(s1487 1)
(s1488 1)
(s1489 1)
(s1490 1)
(s1491 1)
(s1492 1)
(s1493 1)
(s1494 1)
(s1495 1)
(s1496 1)
(s1497 1)
(s1498 1)
(s1499 1)
(s1500 1)
(s1501 1)
(s1502 1)
(s1503 1)
(s1504 1)
(s1505 1)
(s1506 1)
(s1507 1)
(s1508 1)
(s1509 1)
(s1510 1)
(s1511 1)
(s1512 1)
(s1513 1)
(s1514 1)
(s1515 1)
(s1516 1)
(s1517 1)
(s1518 1)
(s1519 1)
(s1520 1)
(s1521 1)
(s1522 1)
(s1523 1)
(s1524 1)
(s1525 1)
(s1526 1)
(s1527 1)
(s1528 1)
(s1529 1)
(s1530 1)
(s1531 1)
(s1532 1)
(s1533 1)
(s1534 1)
(s1535 1)
(s1536 1)
(s1537 1)
(s1538 1)
(s1539 1)
(s1540 1)
(s1541 1)
(s1542 1)
(s1543 1)
(s1544 1)
(s1545 1)
(s1546 1)
(s1547 1)
(s1548 1)
(s1549 1)
(s1550 1)
(s1551 1)
(s1552 1)
(s1553 1)
(s1554 1)
(s1555 1)
(s1556 1)
(s1557 1)
(s1558 1)
(s1559 1)
(s1560 1)
(s1561 1)
(s1562 1)
(s1563 1)
(s1564 1)
(s1565 1)
(s1566 1)
(s1567 1)
(s1568 1)
(s1569 1)
(s1570 1)
(s1571 1)
(s1572 1)
(s1573 1)
(s1574 1)
(s1575 1)
(s1576 1)
(s1577 1)
(s1578 1)
(s1579 1)
(s1580 1)
(s1581 1)
(s1582 1)
(s1583 1)
(s1584 1)
(s1585 1)
(s1586 1)
(s1587 1)
(s1588 1)
(s1589 1)
(s1590 1)
(s1591 1)
(s1592 1)
(s1593 1)
(s1594 1)
(s1595 1)
(s1596 1)
(s1597 1)
(s1598 1)
(s1599 1)
(s1600 1)
(s1601 1)
(s1602 1)
(s1603 1)
(s1604 1)
(s1605 1)
(s1606 1)
(s1607 1)
(s1608 1)
(s1609 1)
(s1610 1)
(s1611 1)
(s1612 1)
(s1613 1)
(s1614 1)
(s1615 1)
(s1616 1)
(s1617 1)
(s1618 1)
(s1619 1)
(s1620 1)
(s1621 1)
(s1622 1)
(s1623 1)
(s1624 1)
(s1625 1)
(s1626 1)
(s1627 1)
(s1628 1)
(s1629 1)
(s1630 1)
(s1631 1)
(s1632 1)
(s1633 1)
(s1634 1)
(s1635 1)
(s1636 1)
(s1637 1)
(s1638 1)
(s1639 1)
(s1640 1)
(s1641 1)
(s1642 1)
(s1643 1)
(s1644 1)
(s1645 1)
(s1646 1)
(s1647 1)
(s1648 1)
(s1649 1)
(s1650 1)
(s1651 1)
(s1652 1)
(s1653 1)
(s1654 1)
(s1655 1)
(s1656 1)
(s1657 1)
(s1658 1)
(s1659 1)
(s1660 1)
(s1661 1)
(s1662 1)
(s1663 1)
(s1664 1)
(s1665 1)
(s1666 1)
(s1667 1)
(s1668 1)
(s1669 1)
(s1670 1)
(s1671 1)
(s1672 1)
(s1673 1)
(s1674 1)
(s1675 1)
(s1676 1)
(s1677 1)
(s1678 1)
(s1679 1)
(s1680 1)
(s1681 1)
(s1682 1)
(s1683 1)
(s1684 1)
(s1685 1)
(s1686 1)
(s1687 1)
(s1688 1)
(s1689 1)
(s1690 timeout
org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 1904/3826 variables, and 126 constraints, problems are : Problem set: 0 solved, 1880 unsolved in 30065 ms.
Refiners :[Generalized P Invariants (flows): 126/128 constraints, State Equation: 0/1925 constraints, PredecessorRefiner: 0/1880 constraints, Known Traps: 0/0 constraints]
After SMT, in 60776ms problems are : Problem set: 0 solved, 1880 unsolved
Search for dead transitions found 0 dead transitions in 60810ms
Starting structural reductions in LTL mode, iteration 1 : 1925/2401 places, 1901/2166 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 64997 ms. Remains : 1925/2401 places, 1901/2166 transitions.
Stuttering acceptance computed with spot in 212 ms :[true, (OR (NOT p0) (AND p1 (NOT p2))), (NOT p0), (OR (NOT p0) (AND p1 (NOT p2)))]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 1 ms.
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06 FALSE TECHNIQUES STUTTER_TEST
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06 finished in 65251 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X(p0)&&F(p1)))'
Support contains 84 out of 2401 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Discarding 210 places :
Implicit places reduction removed 210 places
Iterating post reduction 0 with 210 rules applied. Total rules applied 210 place count 2191 transition count 2166
Discarding 83 places :
Symmetric choice reduction at 1 with 83 rule applications. Total rules 293 place count 2108 transition count 2063
Iterating global reduction 1 with 83 rules applied. Total rules applied 376 place count 2108 transition count 2063
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 438 place count 2046 transition count 2001
Iterating global reduction 1 with 62 rules applied. Total rules applied 500 place count 2046 transition count 2001
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 522 place count 2024 transition count 1939
Iterating global reduction 1 with 22 rules applied. Total rules applied 544 place count 2024 transition count 1939
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 606 place count 1962 transition count 1877
Iterating global reduction 1 with 62 rules applied. Total rules applied 668 place count 1962 transition count 1877
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 730 place count 1900 transition count 1815
Iterating global reduction 1 with 62 rules applied. Total rules applied 792 place count 1900 transition count 1815
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 854 place count 1838 transition count 1753
Iterating global reduction 1 with 62 rules applied. Total rules applied 916 place count 1838 transition count 1753
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 978 place count 1776 transition count 1691
Iterating global reduction 1 with 62 rules applied. Total rules applied 1040 place count 1776 transition count 1691
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1082 place count 1734 transition count 1649
Iterating global reduction 1 with 42 rules applied. Total rules applied 1124 place count 1734 transition count 1649
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1166 place count 1692 transition count 1607
Iterating global reduction 1 with 42 rules applied. Total rules applied 1208 place count 1692 transition count 1607
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1250 place count 1650 transition count 1565
Iterating global reduction 1 with 42 rules applied. Total rules applied 1292 place count 1650 transition count 1565
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1334 place count 1608 transition count 1523
Iterating global reduction 1 with 42 rules applied. Total rules applied 1376 place count 1608 transition count 1523
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1418 place count 1566 transition count 1481
Iterating global reduction 1 with 42 rules applied. Total rules applied 1460 place count 1566 transition count 1481
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1502 place count 1524 transition count 1439
Iterating global reduction 1 with 42 rules applied. Total rules applied 1544 place count 1524 transition count 1439
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1586 place count 1482 transition count 1397
Iterating global reduction 1 with 42 rules applied. Total rules applied 1628 place count 1482 transition count 1397
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1670 place count 1440 transition count 1355
Iterating global reduction 1 with 42 rules applied. Total rules applied 1712 place count 1440 transition count 1355
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1754 place count 1398 transition count 1313
Iterating global reduction 1 with 42 rules applied. Total rules applied 1796 place count 1398 transition count 1313
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Iterating post reduction 1 with 42 rules applied. Total rules applied 1838 place count 1398 transition count 1271
Applied a total of 1838 rules in 2082 ms. Remains 1398 /2401 variables (removed 1003) and now considering 1271/2166 (removed 895) transitions.
// Phase 1: matrix 1271 rows 1398 cols
[2024-05-25 10:07:44] [INFO ] Computed 149 invariants in 10 ms
[2024-05-25 10:07:44] [INFO ] Implicit Places using invariants in 631 ms returned [620]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 632 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 1397/2401 places, 1271/2166 transitions.
Applied a total of 0 rules in 82 ms. Remains 1397 /1397 variables (removed 0) and now considering 1271/1271 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2796 ms. Remains : 1397/2401 places, 1271/2166 transitions.
Stuttering acceptance computed with spot in 141 ms :[(OR (NOT p0) (NOT p1)), (NOT p0), (NOT p1), true]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08
Product exploration explored 100000 steps with 445 reset in 604 ms.
Product exploration explored 100000 steps with 475 reset in 451 ms.
Computed a total of 1397 stabilizing places and 1271 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1397 transition count 1271
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p1) p0), (X p0), (X (NOT p1)), (X (X (NOT p1))), (F (G (NOT p1))), (F (G p0))]
False Knowledge obtained : []
Knowledge sufficient to adopt a stutter insensitive property.
Knowledge based reduction with 6 factoid took 157 ms. Reduced automaton from 4 states, 5 edges and 2 AP (stutter sensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 91 ms :[(NOT p1), (NOT p1)]
RANDOM walk for 1682 steps (0 resets) in 26 ms. (62 steps per ms) remains 0/1 properties
Knowledge obtained : [(AND (NOT p1) p0), (X p0), (X (NOT p1)), (X (X (NOT p1))), (F (G (NOT p1))), (F (G p0))]
False Knowledge obtained : [(F p1)]
Knowledge based reduction with 6 factoid took 200 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 96 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 96 ms :[(NOT p1), (NOT p1)]
// Phase 1: matrix 1271 rows 1397 cols
[2024-05-25 10:07:47] [INFO ] Computed 148 invariants in 11 ms
[2024-05-25 10:07:48] [INFO ] [Real]Absence check using 0 positive and 148 generalized place invariants in 92 ms returned sat
[2024-05-25 10:07:50] [INFO ] [Real]Absence check using state equation in 1262 ms returned sat
[2024-05-25 10:07:50] [INFO ] Computed and/alt/rep : 1248/1417/1248 causal constraints (skipped 2 transitions) in 97 ms.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:299)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithCausalOrder(DeadlockTester.java:1137)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:875)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testEGap(DeadlockTester.java:584)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.computeEGknowledge(LTLPropertySolver.java:619)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:581)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:252)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:958)
at fr.lip6.move.gal.application.Application.start(Application.java:189)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:208)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:651)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:588)
at org.eclipse.equinox.launcher.Main.run(Main.java:1459)
at org.eclipse.equinox.launcher.Main.main(Main.java:1432)
[2024-05-25 10:08:02] [WARNING] SMT solver failed with error :java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close... while checking expression EG (NOT p1)
Could not prove EG (NOT p1)
Support contains 42 out of 1397 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 1397/1397 places, 1271/1271 transitions.
Graph (complete) has 1586 edges and 1397 vertex of which 714 are kept as prefixes of interest. Removing 683 places using SCC suffix rule.3 ms
Discarding 683 places :
Also discarding 557 output transitions
Drop transitions (Output transitions of discarded places.) removed 557 transitions
Reduce places removed 21 places and 21 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 483 transitions
Trivial Post-agglo rules discarded 483 transitions
Performed 483 trivial Post agglomeration. Transition count delta: 483
Iterating post reduction 0 with 483 rules applied. Total rules applied 484 place count 693 transition count 210
Reduce places removed 483 places and 0 transitions.
Performed 21 Post agglomeration using F-continuation condition.Transition count delta: 21
Iterating post reduction 1 with 504 rules applied. Total rules applied 988 place count 210 transition count 189
Reduce places removed 21 places and 0 transitions.
Iterating post reduction 2 with 21 rules applied. Total rules applied 1009 place count 189 transition count 189
Performed 42 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 42 Pre rules applied. Total rules applied 1009 place count 189 transition count 147
Deduced a syphon composed of 42 places in 0 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 3 with 84 rules applied. Total rules applied 1093 place count 147 transition count 147
Applied a total of 1093 rules in 22 ms. Remains 147 /1397 variables (removed 1250) and now considering 147/1271 (removed 1124) transitions.
// Phase 1: matrix 147 rows 147 cols
[2024-05-25 10:08:02] [INFO ] Computed 21 invariants in 0 ms
[2024-05-25 10:08:02] [INFO ] Implicit Places using invariants in 68 ms returned []
[2024-05-25 10:08:02] [INFO ] Invariant cache hit.
[2024-05-25 10:08:02] [INFO ] Implicit Places using invariants and state equation in 160 ms returned []
Implicit Place search using SMT with State Equation took 230 ms to find 0 implicit places.
[2024-05-25 10:08:02] [INFO ] Redundant transitions in 2 ms returned []
Running 126 sub problems to find dead transitions.
[2024-05-25 10:08:02] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/126 variables, 21/21 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/126 variables, 0/21 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 2 (OVERLAPS) 147/273 variables, 126/147 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/273 variables, 0/147 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 4 (OVERLAPS) 21/294 variables, 21/168 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/294 variables, 0/168 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 6 (OVERLAPS) 0/294 variables, 0/168 constraints. Problems are: Problem set: 0 solved, 126 unsolved
No progress, stopping.
After SMT solving in domain Real declared 294/294 variables, and 168 constraints, problems are : Problem set: 0 solved, 126 unsolved in 6100 ms.
Refiners :[Generalized P Invariants (flows): 21/21 constraints, State Equation: 147/147 constraints, PredecessorRefiner: 126/126 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 126 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/126 variables, 21/21 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/126 variables, 0/21 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 2 (OVERLAPS) 147/273 variables, 126/147 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/273 variables, 126/273 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/273 variables, 0/273 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 5 (OVERLAPS) 21/294 variables, 21/294 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/294 variables, 0/294 constraints. Problems are: Problem set: 0 solved, 126 unsolved
At refinement iteration 7 (OVERLAPS) 0/294 variables, 0/294 constraints. Problems are: Problem set: 0 solved, 126 unsolved
No progress, stopping.
After SMT solving in domain Int declared 294/294 variables, and 294 constraints, problems are : Problem set: 0 solved, 126 unsolved in 5224 ms.
Refiners :[Generalized P Invariants (flows): 21/21 constraints, State Equation: 147/147 constraints, PredecessorRefiner: 126/126 constraints, Known Traps: 0/0 constraints]
After SMT, in 11344ms problems are : Problem set: 0 solved, 126 unsolved
Search for dead transitions found 0 dead transitions in 11346ms
Starting structural reductions in SI_LTL mode, iteration 1 : 147/1397 places, 147/1271 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11608 ms. Remains : 147/1397 places, 147/1271 transitions.
Computed a total of 147 stabilizing places and 147 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 147 transition count 147
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p1), (X (NOT p1)), (X (X (NOT p1))), (F (G (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 124 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 99 ms :[(NOT p1), (NOT p1)]
RANDOM walk for 95 steps (0 resets) in 7 ms. (11 steps per ms) remains 0/1 properties
Knowledge obtained : [(NOT p1), (X (NOT p1)), (X (X (NOT p1))), (F (G (NOT p1)))]
False Knowledge obtained : [(F p1)]
Knowledge based reduction with 4 factoid took 157 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 97 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 102 ms :[(NOT p1), (NOT p1)]
[2024-05-25 10:08:14] [INFO ] Invariant cache hit.
[2024-05-25 10:08:15] [INFO ] [Real]Absence check using 0 positive and 21 generalized place invariants in 10 ms returned sat
[2024-05-25 10:08:15] [INFO ] [Real]Absence check using state equation in 102 ms returned sat
[2024-05-25 10:08:15] [INFO ] Solution in real domain found non-integer solution.
[2024-05-25 10:08:15] [INFO ] [Nat]Absence check using 0 positive and 21 generalized place invariants in 11 ms returned sat
[2024-05-25 10:08:15] [INFO ] [Nat]Absence check using state equation in 110 ms returned sat
[2024-05-25 10:08:15] [INFO ] Computed and/alt/rep : 126/147/126 causal constraints (skipped 0 transitions) in 16 ms.
[2024-05-25 10:08:15] [INFO ] Added : 42 causal constraints over 9 iterations in 194 ms. Result :sat
Could not prove EG (NOT p1)
Stuttering acceptance computed with spot in 97 ms :[(NOT p1), (NOT p1)]
Product exploration explored 100000 steps with 4339 reset in 697 ms.
Product exploration explored 100000 steps with 4316 reset in 484 ms.
Built C files in :
/tmp/ltsmin3124736761490662630
[2024-05-25 10:08:17] [INFO ] Computing symmetric may disable matrix : 147 transitions.
[2024-05-25 10:08:17] [INFO ] Computation of Complete disable matrix. took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2024-05-25 10:08:17] [INFO ] Computing symmetric may enable matrix : 147 transitions.
[2024-05-25 10:08:17] [INFO ] Computation of Complete enable matrix. took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2024-05-25 10:08:17] [INFO ] Computing Do-Not-Accords matrix : 147 transitions.
[2024-05-25 10:08:17] [INFO ] Computation of Completed DNA matrix. took 1 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2024-05-25 10:08:17] [INFO ] Built C files in 11ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin3124736761490662630
Running compilation step : cd /tmp/ltsmin3124736761490662630;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c'
Compilation finished in 564 ms.
Running link step : cd /tmp/ltsmin3124736761490662630;'gcc' '-shared' '-o' 'gal.so' 'model.o'
Link finished in 38 ms.
Running LTSmin : cd /tmp/ltsmin3124736761490662630;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/pins2lts-mc-linux64' './gal.so' '--threads=8' '-p' '--pins-guards' '--when' '--hoa' '/tmp/stateBased12212731736296304139.hoa' '--buchi-type=spotba'
LTSmin run took 342 ms.
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08 finished in 35860 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F((G(p1)||p0))))'
Support contains 105 out of 2401 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Graph (complete) has 3068 edges and 2401 vertex of which 2398 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.4 ms
Discarding 3 places :
Also discarding 3 output transitions
Drop transitions (Output transitions of discarded places.) removed 3 transitions
Reduce places removed 21 places and 21 transitions.
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Discarding 231 places :
Implicit places reduction removed 231 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 1512 transitions
Trivial Post-agglo rules discarded 1512 transitions
Performed 1512 trivial Post agglomeration. Transition count delta: 1512
Iterating post reduction 0 with 1764 rules applied. Total rules applied 1765 place count 2146 transition count 609
Reduce places removed 1512 places and 0 transitions.
Performed 21 Post agglomeration using F-continuation condition.Transition count delta: 21
Iterating post reduction 1 with 1533 rules applied. Total rules applied 3298 place count 634 transition count 588
Reduce places removed 21 places and 0 transitions.
Iterating post reduction 2 with 21 rules applied. Total rules applied 3319 place count 613 transition count 588
Performed 210 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 210 Pre rules applied. Total rules applied 3319 place count 613 transition count 378
Deduced a syphon composed of 210 places in 0 ms
Ensure Unique test removed 63 places
Reduce places removed 273 places and 0 transitions.
Iterating global reduction 3 with 483 rules applied. Total rules applied 3802 place count 340 transition count 378
Drop transitions (Trivial Post-Agglo cleanup.) removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 3 with 42 rules applied. Total rules applied 3844 place count 340 transition count 336
Reduce places removed 42 places and 0 transitions.
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 4 with 63 rules applied. Total rules applied 3907 place count 298 transition count 315
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 3909 place count 296 transition count 273
Iterating global reduction 5 with 2 rules applied. Total rules applied 3911 place count 296 transition count 273
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 5 with 63 rules applied. Total rules applied 3974 place count 296 transition count 210
Reduce places removed 21 places and 0 transitions.
Iterating post reduction 6 with 21 rules applied. Total rules applied 3995 place count 275 transition count 210
Reduce places removed 21 places and 21 transitions.
Iterating global reduction 7 with 21 rules applied. Total rules applied 4016 place count 254 transition count 189
Applied a total of 4016 rules in 63 ms. Remains 254 /2401 variables (removed 2147) and now considering 189/2166 (removed 1977) transitions.
// Phase 1: matrix 189 rows 254 cols
[2024-05-25 10:08:18] [INFO ] Computed 65 invariants in 1 ms
[2024-05-25 10:08:18] [INFO ] Implicit Places using invariants in 132 ms returned [85]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 133 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 253/2401 places, 189/2166 transitions.
Reduce places removed 21 places and 21 transitions.
Applied a total of 0 rules in 4 ms. Remains 232 /253 variables (removed 21) and now considering 168/189 (removed 21) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 200 ms. Remains : 232/2401 places, 168/2166 transitions.
Stuttering acceptance computed with spot in 84 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09
Product exploration explored 100000 steps with 1218 reset in 1264 ms.
Product exploration explored 100000 steps with 1215 reset in 965 ms.
Computed a total of 232 stabilizing places and 168 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 232 transition count 168
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND p1 (NOT p0)))), (X (AND (NOT p1) (NOT p0))), (X (NOT p0)), (X (NOT p1)), (X (X (NOT (AND p1 (NOT p0))))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT p0))), (X (X (NOT p1))), (F (G (NOT p1))), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 11 factoid took 223 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 106 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
RANDOM walk for 307 steps (0 resets) in 14 ms. (20 steps per ms) remains 0/4 properties
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND p1 (NOT p0)))), (X (AND (NOT p1) (NOT p0))), (X (NOT p0)), (X (NOT p1)), (X (X (NOT (AND p1 (NOT p0))))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT p0))), (X (X (NOT p1))), (F (G (NOT p1))), (F (G (NOT p0)))]
False Knowledge obtained : [(F p1), (F (NOT (OR p0 (NOT p1)))), (F p0), (F (NOT (AND (NOT p0) (NOT p1))))]
Property proved to be false thanks to negative knowledge :(F p1)
Knowledge based reduction with 11 factoid took 383 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 1 states, 1 edges and 0 AP (stutter insensitive).
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 FALSE TECHNIQUES KNOWLEDGE
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 finished in 3427 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((F(p0)&&F(G(p1)))))'
Support contains 147 out of 2401 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Graph (complete) has 3068 edges and 2401 vertex of which 2398 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.4 ms
Discarding 3 places :
Also discarding 3 output transitions
Drop transitions (Output transitions of discarded places.) removed 3 transitions
Reduce places removed 21 places and 21 transitions.
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Discarding 168 places :
Implicit places reduction removed 168 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 1218 transitions
Trivial Post-agglo rules discarded 1218 transitions
Performed 1218 trivial Post agglomeration. Transition count delta: 1218
Iterating post reduction 0 with 1407 rules applied. Total rules applied 1408 place count 2209 transition count 903
Reduce places removed 1218 places and 0 transitions.
Performed 63 Post agglomeration using F-continuation condition.Transition count delta: 63
Iterating post reduction 1 with 1281 rules applied. Total rules applied 2689 place count 991 transition count 840
Reduce places removed 63 places and 0 transitions.
Iterating post reduction 2 with 63 rules applied. Total rules applied 2752 place count 928 transition count 840
Performed 357 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 357 Pre rules applied. Total rules applied 2752 place count 928 transition count 483
Deduced a syphon composed of 357 places in 1 ms
Ensure Unique test removed 126 places
Reduce places removed 483 places and 0 transitions.
Iterating global reduction 3 with 840 rules applied. Total rules applied 3592 place count 445 transition count 483
Drop transitions (Trivial Post-Agglo cleanup.) removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 3 with 42 rules applied. Total rules applied 3634 place count 445 transition count 441
Reduce places removed 42 places and 0 transitions.
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 4 with 84 rules applied. Total rules applied 3718 place count 403 transition count 399
Reduce places removed 21 places and 0 transitions.
Iterating post reduction 5 with 21 rules applied. Total rules applied 3739 place count 382 transition count 399
Performed 21 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 21 Pre rules applied. Total rules applied 3739 place count 382 transition count 378
Deduced a syphon composed of 21 places in 1 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 6 with 42 rules applied. Total rules applied 3781 place count 361 transition count 378
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 3783 place count 359 transition count 336
Iterating global reduction 6 with 2 rules applied. Total rules applied 3785 place count 359 transition count 336
Applied a total of 3785 rules in 109 ms. Remains 359 /2401 variables (removed 2042) and now considering 336/2166 (removed 1830) transitions.
// Phase 1: matrix 336 rows 359 cols
[2024-05-25 10:08:21] [INFO ] Computed 65 invariants in 6 ms
[2024-05-25 10:08:21] [INFO ] Implicit Places using invariants in 220 ms returned [337]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 228 ms to find 1 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 358/2401 places, 336/2166 transitions.
Performed 21 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 21 Pre rules applied. Total rules applied 0 place count 358 transition count 315
Deduced a syphon composed of 21 places in 1 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 0 with 42 rules applied. Total rules applied 42 place count 337 transition count 315
Applied a total of 42 rules in 19 ms. Remains 337 /358 variables (removed 21) and now considering 315/336 (removed 21) transitions.
// Phase 1: matrix 315 rows 337 cols
[2024-05-25 10:08:21] [INFO ] Computed 64 invariants in 1 ms
[2024-05-25 10:08:21] [INFO ] Implicit Places using invariants in 164 ms returned []
[2024-05-25 10:08:21] [INFO ] Invariant cache hit.
[2024-05-25 10:08:22] [INFO ] Implicit Places using invariants and state equation in 330 ms returned []
Implicit Place search using SMT with State Equation took 498 ms to find 0 implicit places.
Starting structural reductions in SI_LTL mode, iteration 2 : 337/2401 places, 315/2166 transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 856 ms. Remains : 337/2401 places, 315/2166 transitions.
Stuttering acceptance computed with spot in 135 ms :[(OR (NOT p0) (NOT p1)), (NOT p0), (NOT p1)]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11
Product exploration explored 100000 steps with 1322 reset in 779 ms.
Product exploration explored 100000 steps with 1291 reset in 506 ms.
Computed a total of 337 stabilizing places and 315 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 337 transition count 315
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p0 p1), (X p0), (X p1), (X (X p0)), (X (X p1)), (F (G p0)), (F (G p1))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge (Minato strategy)
Knowledge based reduction with 7 factoid took 19 ms. Reduced automaton from 3 states, 6 edges and 2 AP (stutter insensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 TRUE TECHNIQUES KNOWLEDGE
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 finished in 2462 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Support contains 63 out of 2401 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Graph (complete) has 3068 edges and 2401 vertex of which 105 are kept as prefixes of interest. Removing 2296 places using SCC suffix rule.2 ms
Discarding 2296 places :
Also discarding 2019 output transitions
Drop transitions (Output transitions of discarded places.) removed 2019 transitions
Reduce places removed 21 places and 21 transitions.
Applied a total of 1 rules in 5 ms. Remains 84 /2401 variables (removed 2317) and now considering 126/2166 (removed 2040) transitions.
// Phase 1: matrix 126 rows 84 cols
[2024-05-25 10:08:23] [INFO ] Computed 0 invariants in 1 ms
[2024-05-25 10:08:23] [INFO ] Implicit Places using invariants in 27 ms returned []
[2024-05-25 10:08:23] [INFO ] Invariant cache hit.
[2024-05-25 10:08:23] [INFO ] Implicit Places using invariants and state equation in 74 ms returned []
Implicit Place search using SMT with State Equation took 103 ms to find 0 implicit places.
[2024-05-25 10:08:23] [INFO ] Redundant transitions in 2 ms returned []
Running 63 sub problems to find dead transitions.
[2024-05-25 10:08:23] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/63 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 1 (OVERLAPS) 126/189 variables, 63/63 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/189 variables, 0/63 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 3 (OVERLAPS) 21/210 variables, 21/84 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/210 variables, 0/84 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 5 (OVERLAPS) 0/210 variables, 0/84 constraints. Problems are: Problem set: 0 solved, 63 unsolved
No progress, stopping.
After SMT solving in domain Real declared 210/210 variables, and 84 constraints, problems are : Problem set: 0 solved, 63 unsolved in 1761 ms.
Refiners :[State Equation: 84/84 constraints, PredecessorRefiner: 63/63 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 63 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/63 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 1 (OVERLAPS) 126/189 variables, 63/63 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/189 variables, 63/126 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/189 variables, 0/126 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 4 (OVERLAPS) 21/210 variables, 21/147 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/210 variables, 0/147 constraints. Problems are: Problem set: 0 solved, 63 unsolved
At refinement iteration 6 (OVERLAPS) 0/210 variables, 0/147 constraints. Problems are: Problem set: 0 solved, 63 unsolved
No progress, stopping.
After SMT solving in domain Int declared 210/210 variables, and 147 constraints, problems are : Problem set: 0 solved, 63 unsolved in 1452 ms.
Refiners :[State Equation: 84/84 constraints, PredecessorRefiner: 63/63 constraints, Known Traps: 0/0 constraints]
After SMT, in 3219ms problems are : Problem set: 0 solved, 63 unsolved
Search for dead transitions found 0 dead transitions in 3220ms
Starting structural reductions in SI_LTL mode, iteration 1 : 84/2401 places, 126/2166 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 3335 ms. Remains : 84/2401 places, 126/2166 transitions.
Stuttering acceptance computed with spot in 42 ms :[(NOT p0)]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14
Product exploration explored 100000 steps with 50000 reset in 688 ms.
Product exploration explored 100000 steps with 50000 reset in 500 ms.
Computed a total of 84 stabilizing places and 126 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 84 transition count 126
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X p0), (F (G (NOT p0)))]
False Knowledge obtained : [(X (X (NOT p0))), (X (X p0))]
Property proved to be true thanks to knowledge (Minato strategy)
Knowledge based reduction with 3 factoid took 13 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14 TRUE TECHNIQUES KNOWLEDGE
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14 finished in 4642 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((F(p0)||G(p1))))'
Support contains 189 out of 2401 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2401/2401 places, 2166/2166 transitions.
Discarding 168 places :
Implicit places reduction removed 168 places
Iterating post reduction 0 with 168 rules applied. Total rules applied 168 place count 2233 transition count 2166
Discarding 83 places :
Symmetric choice reduction at 1 with 83 rule applications. Total rules 251 place count 2150 transition count 2063
Iterating global reduction 1 with 83 rules applied. Total rules applied 334 place count 2150 transition count 2063
Discarding 62 places :
Symmetric choice reduction at 1 with 62 rule applications. Total rules 396 place count 2088 transition count 2001
Iterating global reduction 1 with 62 rules applied. Total rules applied 458 place count 2088 transition count 2001
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 480 place count 2066 transition count 1939
Iterating global reduction 1 with 22 rules applied. Total rules applied 502 place count 2066 transition count 1939
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 522 place count 2046 transition count 1919
Iterating global reduction 1 with 20 rules applied. Total rules applied 542 place count 2046 transition count 1919
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 562 place count 2026 transition count 1899
Iterating global reduction 1 with 20 rules applied. Total rules applied 582 place count 2026 transition count 1899
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 602 place count 2006 transition count 1879
Iterating global reduction 1 with 20 rules applied. Total rules applied 622 place count 2006 transition count 1879
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 642 place count 1986 transition count 1859
Iterating global reduction 1 with 20 rules applied. Total rules applied 662 place count 1986 transition count 1859
Applied a total of 662 rules in 1171 ms. Remains 1986 /2401 variables (removed 415) and now considering 1859/2166 (removed 307) transitions.
// Phase 1: matrix 1859 rows 1986 cols
[2024-05-25 10:08:29] [INFO ] Computed 191 invariants in 13 ms
[2024-05-25 10:08:30] [INFO ] Implicit Places using invariants in 735 ms returned [1229]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 738 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 1985/2401 places, 1859/2166 transitions.
Applied a total of 0 rules in 185 ms. Remains 1985 /1985 variables (removed 0) and now considering 1859/1859 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2095 ms. Remains : 1985/2401 places, 1859/2166 transitions.
Stuttering acceptance computed with spot in 135 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15
Product exploration explored 100000 steps with 50000 reset in 1139 ms.
Product exploration explored 100000 steps with 50000 reset in 803 ms.
Computed a total of 1985 stabilizing places and 1859 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1985 transition count 1859
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p0 p1), (X (NOT (AND (NOT p0) p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X p0), (X p1), (X (X (NOT (AND (NOT p0) p1)))), (X (X p0)), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X p1)), (F (G p0)), (F (G p1))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge (Minato strategy)
Knowledge based reduction with 11 factoid took 22 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15 TRUE TECHNIQUES KNOWLEDGE
Treatment of property FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15 finished in 4988 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((G(p0)||F(p1))))'
[2024-05-25 10:08:33] [INFO ] Flatten gal took : 93 ms
Using solver Z3 to compute partial order matrices.
Built C files in :
/tmp/ltsmin17451948724666711026
[2024-05-25 10:08:33] [INFO ] Too many transitions (2166) to apply POR reductions. Disabling POR matrices.
[2024-05-25 10:08:33] [INFO ] Applying decomposition
[2024-05-25 10:08:33] [INFO ] Built C files in 48ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin17451948724666711026
Running compilation step : cd /tmp/ltsmin17451948724666711026;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/limit_time.pl' '720' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c'
[2024-05-25 10:08:33] [INFO ] Flatten gal took : 98 ms
Converted graph to binary with : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202405141337/bin/convert-linux64' '-i' '/tmp/graph18367013970988879705.txt' '-o' '/tmp/graph18367013970988879705.bin' '-w' '/tmp/graph18367013970988879705.weights'
Built communities with : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202405141337/bin/louvain-linux64' '/tmp/graph18367013970988879705.bin' '-l' '-1' '-v' '-w' '/tmp/graph18367013970988879705.weights' '-q' '0' '-e' '0.001'
[2024-05-25 10:08:34] [INFO ] Decomposing Gal with order
[2024-05-25 10:08:34] [INFO ] Rewriting arrays to variables to allow decomposition.
[2024-05-25 10:08:34] [INFO ] Removed a total of 304 redundant transitions.
[2024-05-25 10:08:34] [INFO ] Flatten gal took : 141 ms
[2024-05-25 10:08:35] [INFO ] Fuse similar labels procedure discarded/fused a total of 40 labels/synchronizations in 77 ms.
[2024-05-25 10:08:35] [INFO ] Time to serialize gal into /tmp/LTLFireability5736979315857148447.gal : 51 ms
[2024-05-25 10:08:35] [INFO ] Time to serialize properties into /tmp/LTLFireability4169110965519980033.ltl : 1 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64' '--gc-threshold' '2000000' '-i' '/tmp/LTLFireability5736979315857148447.gal' '-t' 'CGAL' '-LTL' '/tmp/LTLFireability4169110965519980033.ltl' '-c' '-stutter-deadlock'

its-ltl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/L...276
Read 1 LTL properties
Checking formula 0 : !((X((G("(((((((i27.u267.m5_5>=1)||(i27.u227.m5_3>=1))||((i15.i0.i0.u265.m5_1>=1)||(i4.i0.i1.u276.m5_21>=1)))||(((i7.i1.i1.u297.m5_54>...3668
Formula 0 simplified : X(F!"(((((((i27.u267.m5_5>=1)||(i27.u227.m5_3>=1))||((i15.i0.i0.u265.m5_1>=1)||(i4.i0.i1.u276.m5_21>=1)))||(((i7.i1.i1.u297.m5_54>=1...3660
Compilation finished in 10340 ms.
Running link step : cd /tmp/ltsmin17451948724666711026;'gcc' '-shared' '-o' 'gal.so' 'model.o'
Link finished in 47 ms.
Running LTSmin : cd /tmp/ltsmin17451948724666711026;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202405141337/bin/pins2lts-mc-linux64' './gal.so' '--threads=8' '--when' '--ltl' 'X(([]((LTLAPp0==true))||<>((LTLAPp1==true))))' '--buchi-type=spotba'
Detected timeout of ITS tools.
[2024-05-25 10:31:54] [INFO ] Applying decomposition
[2024-05-25 10:31:55] [INFO ] Flatten gal took : 141 ms
[2024-05-25 10:31:55] [INFO ] Decomposing Gal with order
[2024-05-25 10:31:55] [INFO ] Rewriting arrays to variables to allow decomposition.
[2024-05-25 10:31:55] [WARNING] Could not apply decomposition. Using flat GAL structure.
java.lang.RuntimeException: Could not find partition element corresponding to g0 in partition [gl1_0],[gl1_1, l37_1],[lm0_0, l12_0, l0_0, l30_0, lc1_0, l32_0, lc2_0, l33_0, lc3_0, cg0_0, l35_0, lg0_0, l8_0, l9_0, lm4_0, l11_0, l13_0, l16_0, l14_0, lc0_0, l15_0, l17_0, lp0_0, l19_0, lp1_0, l21_0, l22_0, l24_0, l25_0, l23_0, l28_0, l26_0, l27_0, l29_0],[lm0_1, l12_1, l0_1, l30_1, lc1_1, l32_1, lc2_1, l33_1, lc3_1, cg0_1, l35_1, lg0_1, l8_1, l9_1, lm4_1, l11_1, l13_1, l16_1, l14_1, lc0_1, l15_1, l17_1, lp0_1, l19_1, lp1_1, l21_1, l22_1, l24_1, l25_1, l23_1, l28_1, l26_1, l27_1, l29_1],[lm0_2, l12_2, l0_2, l30_2, lc1_2, l32_2, lc2_2, l33_2, lc3_2, cg0_2, l35_2, lg0_2, l8_2, l9_2, lm4_2, l11_2, l13_2, l16_2, l14_2, lc0_2, l15_2, l17_2, lp0_2, l19_2, lp1_2, l21_2, l22_2, l24_2, l25_2, l23_2, l28_2, l26_2, l27_2, l29_2],[lm0_3, l12_3, l0_3, l30_3, lc1_3, l32_3, lc2_3, l33_3, lc3_3, cg0_3, l35_3, lg0_3, l8_3, l9_3, lm4_3, l11_3, l13_3, l16_3, l14_3, lc0_3, l15_3, l17_3, lp0_3, l19_3, lp1_3, l21_3, l22_3, l24_3, l25_3, l23_3, l28_3, l26_3, l27_3, l29_3],[lm0_4, l12_4, l0_4, l30_4, lc1_4, l32_4, lc2_4, l33_4, lc3_4, cg0_4, l35_4, lg0_4, l8_4, l9_4, lm4_4, l11_4, l13_4, l16_4, l14_4, lc0_4, l15_4, l17_4, lp0_4, l19_4, lp1_4, l21_4, l22_4, l24_4, l25_4, l23_4, l28_4, l26_4, l27_4, l29_4],[lm0_5, l12_5, l0_5, l30_5, lc1_5, l32_5, lc2_5, l33_5, lc3_5, cg0_5, l35_5, lg0_5, l8_5, l9_5, lm4_5, l11_5, l13_5, l16_5, l14_5, lc0_5, l15_5, l17_5, lp0_5, l19_5, lp1_5, l21_5, l22_5, l24_5, l25_5, l23_5, l28_5, l26_5, l27_5, l29_5],[lm0_6, l12_6, l0_6, l30_6, lc1_6, l32_6, lc2_6, l33_6, lc3_6, cg0_6, l35_6, lg0_6, l8_6, l9_6, lm4_6, l11_6, l13_6, l16_6, l14_6, lc0_6, l15_6, l17_6, lp0_6, l19_6, lp1_6, l21_6, l22_6, l24_6, l25_6, l23_6, l28_6, l26_6, l27_6, l29_6],[lm0_7, l12_7, l0_7, l30_7, lc1_7, l32_7, lc2_7, l33_7, lc3_7, cg0_7, l35_7, lg0_7, l8_7, l9_7, lm4_7, l11_7, l13_7, l16_7, l14_7, lc0_7, l15_7, l17_7, lp0_7, l19_7, lp1_7, l21_7, l22_7, l24_7, l25_7, l23_7, l28_7, l26_7, l27_7, l29_7],[lm0_8, l12_8, l0_8, l30_8, lc1_8, l32_8, lc2_8, l33_8, lc3_8, cg0_8, l35_8, lg0_8, l8_8, l9_8, lm4_8, l11_8, l13_8, l16_8, l14_8, lc0_8, l15_8, l17_8, lp0_8, l19_8, lp1_8, l21_8, l22_8, l24_8, l25_8, l23_8, l28_8, l26_8, l27_8, l29_8],[lm0_9, l12_9, l0_9, l30_9, lc1_9, l32_9, lc2_9, l33_9, lc3_9, cg0_9, l35_9, lg0_9, l8_9, l9_9, lm4_9, l11_9, l13_9, l16_9, l14_9, lc0_9, l15_9, l17_9, lp0_9, l19_9, lp1_9, l21_9, l22_9, l24_9, l25_9, l23_9, l28_9, l26_9, l27_9, l29_9],[lm0_10, l12_10, l0_10, l30_10, lc1_10, l32_10, lc2_10, l33_10, lc3_10, cg0_10, l35_10, lg0_10, l8_10, l9_10, lm4_10, l11_10, l13_10, l16_10, l14_10, lc0_10, l15_10, l17_10, lp0_10, l19_10, lp1_10, l21_10, l22_10, l24_10, l25_10, l23_10, l28_10, l26_10, l27_10, l29_10],[lm0_11, l12_11, l0_11, l30_11, lc1_11, l32_11, lc2_11, l33_11, lc3_11, cg0_11, l35_11, lg0_11, l8_11, l9_11, lm4_11, l11_11, l13_11, l16_11, l14_11, lc0_11, l15_11, l17_11, lp0_11, l19_11, lp1_11, l21_11, l22_11, l24_11, l25_11, l23_11, l28_11, l26_11, l27_11, l29_11],[lm0_12, l12_12, l0_12, l30_12, lc1_12, l32_12, lc2_12, l33_12, lc3_12, cg0_12, l35_12, lg0_12, l8_12, l9_12, lm4_12, l11_12, l13_12, l16_12, l14_12, lc0_12, l15_12, l17_12, lp0_12, l19_12, lp1_12, l21_12, l22_12, l24_12, l25_12, l23_12, l28_12, l26_12, l27_12, l29_12],[lm0_13, l12_13, l0_13, l30_13, lc1_13, l32_13, lc2_13, l33_13, lc3_13, cg0_13, l35_13, lg0_13, l8_13, l9_13, lm4_13, l11_13, l13_13, l16_13, l14_13, lc0_13, l15_13, l17_13, lp0_13, l19_13, lp1_13, l21_13, l22_13, l24_13, l25_13, l23_13, l28_13, l26_13, l27_13, l29_13],[lm0_14, l12_14, l0_14, l30_14, lc1_14, l32_14, lc2_14, l33_14, lc3_14, cg0_14, l35_14, lg0_14, l8_14, l9_14, lm4_14, l11_14, l13_14, l16_14, l14_14, lc0_14, l15_14, l17_14, lp0_14, l19_14, lp1_14, l21_14, l22_14, l24_14, l25_14, l23_14, l28_14, l26_14, l27_14, l29_14],[lm0_15, l12_15, l0_15, l30_15, lc1_15, l32_15, lc2_15, l33_15, lc3_15, cg0_15, l35_15, lg0_15, l8_15, l9_15, lm4_15, l11_15, l13_15, l16_15, l14_15, lc0_15, l15_15, l17_15, lp0_15, l19_15, lp1_15, l21_15, l22_15, l24_15, l25_15, l23_15, l28_15, l26_15, l27_15, l29_15],[lm0_16, l12_16, l0_16, l30_16, lc1_16, l32_16, lc2_16, l33_16, lc3_16, cg0_16, l35_16, lg0_16, l8_16, l9_16, lm4_16, l11_16, l13_16, l16_16, l14_16, lc0_16, l15_16, l17_16, lp0_16, l19_16, lp1_16, l21_16, l22_16, l24_16, l25_16, l23_16, l28_16, l26_16, l27_16, l29_16],[lm0_17, l12_17, l0_17, l30_17, lc1_17, l32_17, lc2_17, l33_17, lc3_17, cg0_17, l35_17, lg0_17, l8_17, l9_17, lm4_17, l11_17, l13_17, l16_17, l14_17, lc0_17, l15_17, l17_17, lp0_17, l19_17, lp1_17, l21_17, l22_17, l24_17, l25_17, l23_17, l28_17, l26_17, l27_17, l29_17],[lm0_18, l12_18, l0_18, l30_18, lc1_18, l32_18, lc2_18, l33_18, lc3_18, cg0_18, l35_18, lg0_18, l8_18, l9_18, lm4_18, l11_18, l13_18, l16_18, l14_18, lc0_18, l15_18, l17_18, lp0_18, l19_18, lp1_18, l21_18, l22_18, l24_18, l25_18, l23_18, l28_18, l26_18, l27_18, l29_18],[lm0_19, l12_19, l0_19, l30_19, lc1_19, l32_19, lc2_19, l33_19, lc3_19, cg0_19, l35_19, lg0_19, l8_19, l9_19, lm4_19, l11_19, l13_19, l16_19, l14_19, lc0_19, l15_19, l17_19, lp0_19, l19_19, lp1_19, l21_19, l22_19, l24_19, l25_19, l23_19, l28_19, l26_19, l27_19, l29_19],[lm0_20, l12_20, l0_20, l30_20, lc1_20, l32_20, lc2_20, l33_20, lc3_20, cg0_20, l35_20, lg0_20, l8_20, l9_20, lm4_20, l11_20, l13_20, l16_20, l14_20, lc0_20, l15_20, l17_20, lp0_20, l19_20, lp1_20, l21_20, l22_20, l24_20, l25_20, l23_20, l28_20, l26_20, l27_20, l29_20],[g1_0, gl0_0, g3_0],[g1_1, gl0_1, g3_1],[g1_2, gl0_2, g3_2],[g1_3, gl0_3, g3_3],[g1_4, gl0_4, g3_4],[g1_5, gl0_5, g3_5],[g1_6, gl0_6, g3_6],[g1_7, gl0_7, g3_7],[g1_8, gl0_8, g3_8],[g1_9, gl0_9, g3_9],[g1_10, gl0_10, g3_10],[g1_11, gl0_11, g3_11],[g1_12, gl0_12, g3_12],[g1_13, gl0_13, g3_13],[g1_14, gl0_14, g3_14],[g1_15, gl0_15, g3_15],[g1_16, gl0_16, g3_16],[g1_17, gl0_17, g3_17],[g1_18, gl0_18, g3_18],[g1_19, gl0_19, g3_19],[g1_20, gl0_20, g3_20],[m8_0],[m8_1],[m8_2],[p1_0, p3_0, p2_0, p5_0, p4_0, p6_0, p9_0, pl0_0, pl1_0],[p1_1, p3_1, p2_1, p5_1, p4_1, p6_1],[p1_2, p3_2, p2_2, p5_2, p4_2, p6_2, p9_2, pl0_2, pl1_2],[p1_3, p3_3, p2_3, p5_3, p4_3, p6_3],[p1_4, p3_4, p2_4, p5_4, p4_4, p6_4, p9_4, pl0_4, pl1_4],[p1_5, p3_5, p2_5, p5_5, p4_5, p6_5],[p1_6, p3_6, p2_6, p5_6, p4_6, p6_6, p9_6, pl0_6, pl1_6],[p1_7, p3_7, p2_7, p5_7, p4_7, p6_7],[p1_8, p3_8, p2_8, p5_8, p4_8, p6_8, p9_8, pl0_8, pl1_8],[p1_9, p3_9, p2_9, p5_9, p4_9, p6_9],[p1_10, p3_10, p2_10, p5_10, p4_10, p6_10, p9_10, pl0_10, pl1_10],[p1_11, p3_11, p2_11, p5_11, p4_11, p6_11],[p1_12, p3_12, p2_12, p5_12, p4_12, p6_12, p9_12, pl0_12, pl1_12],[p1_13, p3_13, p2_13, p5_13, p4_13, p6_13],[p1_14, p3_14, p2_14, p5_14, p4_14, p6_14, p9_14, pl0_14, pl1_14],[p1_15, p3_15, p2_15, p5_15, p4_15, p6_15],[p1_16, p3_16, p2_16, p5_16, p4_16, p6_16, p9_16, pl0_16, pl1_16],[p1_17, p3_17, p2_17, p5_17, p4_17, p6_17],[p1_18, p3_18, p2_18, p5_18, p4_18, p6_18, p9_18, pl0_18, pl1_18],[p1_19, p3_19, p2_19, p5_19, p4_19, p6_19],[p1_20, p3_20, p2_20, p5_20, p4_20, p6_20, p9_20, pl0_20, pl1_20],[p1_21, p3_21, p2_21, p5_21, p4_21, p6_21],[p1_22, p3_22, p2_22, p5_22, p4_22, p6_22, p9_22, pl0_22, pl1_22],[p1_23, p3_23, p2_23, p5_23, p4_23, p6_23],[p1_24, p3_24, p2_24, p5_24, p4_24, p6_24, p9_24, pl0_24, pl1_24],[p1_25, p3_25, p2_25, p5_25, p4_25, p6_25],[p1_26, p3_26, p2_26, p5_26, p4_26, p6_26, p9_26, pl0_26, pl1_26],[p1_27, p3_27, p2_27, p5_27, p4_27, p6_27],[p1_28, p3_28, p2_28, p5_28, p4_28, p6_28, p9_28, pl0_28, pl1_28],[p1_29, p3_29, p2_29, p5_29, p4_29, p6_29],[p1_30, p3_30, p2_30, p5_30, p4_30, p6_30, p9_30, pl0_30, pl1_30],[p1_31, p3_31, p2_31, p5_31, p4_31, p6_31],[p1_32, p3_32, p2_32, p5_32, p4_32, p6_32, p9_32, pl0_32, pl1_32],[p1_33, p3_33, p2_33, p5_33, p4_33, p6_33],[p1_34, p3_34, p2_34, p5_34, p4_34, p6_34, p9_34, pl0_34, pl1_34],[p1_35, p3_35, p2_35, p5_35, p4_35, p6_35],[p1_36, p3_36, p2_36, p5_36, p4_36, p6_36, p9_36, pl0_36, pl1_36],[p1_37, p3_37, p2_37, p5_37, p4_37, p6_37],[p1_38, p3_38, p2_38, p5_38, p4_38, p6_38, p9_38, pl0_38, pl1_38],[p1_39, p3_39, p2_39, p5_39, p4_39, p6_39],[p1_40, p3_40, p2_40, p5_40, p4_40, p6_40, p9_40, pl0_40, pl1_40],[p1_41, p3_41, p2_41, p5_41, p4_41, p6_41],[m1_0, ml0_0, l2_0, m2_0, lm1_0, l3_0, m3_0, ml1_0, l4_0, lm2_0, m5_0, ml2_0, l6_0, lm3_0, m6_0, m7_0, ml3_0, m9_0, m10_0, ml4_0],[m1_1, ml0_1, l2_1, m2_1, lm1_1, l3_1, m3_1, ml1_1, l4_1, lm2_1, m5_1, ml2_1, l6_1, lm3_1, m6_1, m7_1, m9_1, m10_1],[m1_2, ml0_2, l2_2, m2_2, lm1_2, l3_2, m3_2, ml1_2, l4_2, lm2_2, m5_2, ml2_2, l6_2, lm3_2, m6_2, m7_2, m9_2, m10_2],[m1_3, ml0_3, l2_3, m2_3, lm1_3, l3_3, m3_3, ml1_3, l4_3, lm2_3, m5_3, ml2_3, l6_3, lm3_3, m6_3, m7_3, ml3_3, m9_3, m10_3, ml4_3],[m1_4, ml0_4, l2_4, m2_4, lm1_4, l3_4, m3_4, ml1_4, l4_4, lm2_4, m5_4, ml2_4, l6_4, lm3_4, m6_4, m7_4, m9_4, m10_4],[m1_5, ml0_5, l2_5, m2_5, lm1_5, l3_5, m3_5, ml1_5, l4_5, lm2_5, m5_5, ml2_5, l6_5, lm3_5, m6_5, m7_5, m9_5, m10_5],[m1_6, ml0_6, l2_6, m2_6, lm1_6, l3_6, m3_6, ml1_6, l4_6, lm2_6, m5_6, ml2_6, l6_6, lm3_6, m6_6, m7_6, ml3_6, m9_6, m10_6, ml4_6],[m1_7, ml0_7, l2_7, m2_7, lm1_7, l3_7, m3_7, ml1_7, l4_7, lm2_7, m5_7, ml2_7, l6_7, lm3_7, m6_7, m7_7, m9_7, m10_7],[m1_8, ml0_8, l2_8, m2_8, lm1_8, l3_8, m3_8, ml1_8, l4_8, lm2_8, m5_8, ml2_8, l6_8, lm3_8, m6_8, m7_8, m9_8, m10_8],[m1_9, ml0_9, l2_9, m2_9, lm1_9, l3_9, m3_9, ml1_9, l4_9, lm2_9, m5_9, ml2_9, l6_9, lm3_9, m6_9, m7_9, ml3_9, m9_9, m10_9, ml4_9],[m1_10, ml0_10, l2_10, m2_10, lm1_10, l3_10, m3_10, ml1_10, l4_10, lm2_10, m5_10, ml2_10, l6_10, lm3_10, m6_10, m7_10, m9_10, m10_10],[m1_11, ml0_11, l2_11, m2_11, lm1_11, l3_11, m3_11, ml1_11, l4_11, lm2_11, m5_11, ml2_11, l6_11, lm3_11, m6_11, m7_11, m9_11, m10_11],[m1_12, ml0_12, l2_12, m2_12, lm1_12, l3_12, m3_12, ml1_12, l4_12, lm2_12, m5_12, ml2_12, l6_12, lm3_12, m6_12, m7_12, ml3_12, m9_12, m10_12, ml4_12],[m1_13, ml0_13, l2_13, m2_13, lm1_13, l3_13, m3_13, ml1_13, l4_13, lm2_13, m5_13, ml2_13, l6_13, lm3_13, m6_13, m7_13, m9_13, m10_13],[m1_14, ml0_14, l2_14, m2_14, lm1_14, l3_14, m3_14, ml1_14, l4_14, lm2_14, m5_14, ml2_14, l6_14, lm3_14, m6_14, m7_14, m9_14, m10_14],[m1_15, ml0_15, l2_15, m2_15, lm1_15, l3_15, m3_15, ml1_15, l4_15, lm2_15, m5_15, ml2_15, l6_15, lm3_15, m6_15, m7_15, ml3_15, m9_15, m10_15, ml4_15],[m1_16, ml0_16, l2_16, m2_16, lm1_16, l3_16, m3_16, ml1_16, l4_16, lm2_16, m5_16, ml2_16, l6_16, lm3_16, m6_16, m7_16, m9_16, m10_16],[m1_17, ml0_17, l2_17, m2_17, lm1_17, l3_17, m3_17, ml1_17, l4_17, lm2_17, m5_17, ml2_17, l6_17, lm3_17, m6_17, m7_17, m9_17, m10_17],[m1_18, ml0_18, l2_18, m2_18, lm1_18, l3_18, m3_18, ml1_18, l4_18, lm2_18, m5_18, ml2_18, l6_18, lm3_18, m6_18, m7_18, ml3_18, m9_18, m10_18, ml4_18],[m1_19, ml0_19, l2_19, m2_19, lm1_19, l3_19, m3_19, ml1_19, l4_19, lm2_19, m5_19, ml2_19, l6_19, lm3_19, m6_19, m7_19, m9_19, m10_19],[m1_20, ml0_20, l2_20, m2_20, lm1_20, l3_20, m3_20, ml1_20, l4_20, lm2_20, m5_20, ml2_20, l6_20, lm3_20, m6_20, m7_20, m9_20, m10_20],[m1_21, ml0_21, l2_21, m2_21, lm1_21, l3_21, m3_21, ml1_21, l4_21, lm2_21, m5_21, ml2_21, l6_21, lm3_21, m6_21, m7_21, ml3_21, m9_21, m10_21, ml4_21],[m1_22, ml0_22, l2_22, m2_22, lm1_22, l3_22, m3_22, ml1_22, l4_22, lm2_22, m5_22, ml2_22, l6_22, lm3_22, m6_22, m7_22, m9_22, m10_22],[m1_23, ml0_23, l2_23, m2_23, lm1_23, l3_23, m3_23, ml1_23, l4_23, lm2_23, m5_23, ml2_23, l6_23, lm3_23, m6_23, m7_23, m9_23, m10_23],[m1_24, ml0_24, l2_24, m2_24, lm1_24, l3_24, m3_24, ml1_24, l4_24, lm2_24, m5_24, ml2_24, l6_24, lm3_24, m6_24, m7_24, ml3_24, m9_24, m10_24, ml4_24],[m1_25, ml0_25, l2_25, m2_25, lm1_25, l3_25, m3_25, ml1_25, l4_25, lm2_25, m5_25, ml2_25, l6_25, lm3_25, m6_25, m7_25, m9_25, m10_25],[m1_26, ml0_26, l2_26, m2_26, lm1_26, l3_26, m3_26, ml1_26, l4_26, lm2_26, m5_26, ml2_26, l6_26, lm3_26, m6_26, m7_26, m9_26, m10_26],[m1_27, ml0_27, l2_27, m2_27, lm1_27, l3_27, m3_27, ml1_27, l4_27, lm2_27, m5_27, ml2_27, l6_27, lm3_27, m6_27, m7_27, ml3_27, m9_27, m10_27, ml4_27],[m1_28, ml0_28, l2_28, m2_28, lm1_28, l3_28, m3_28, ml1_28, l4_28, lm2_28, m5_28, ml2_28, l6_28, lm3_28, m6_28, m7_28, m9_28, m10_28],[m1_29, ml0_29, l2_29, m2_29, lm1_29, l3_29, m3_29, ml1_29, l4_29, lm2_29, m5_29, ml2_29, l6_29, lm3_29, m6_29, m7_29, m9_29, m10_29],[m1_30, ml0_30, l2_30, m2_30, lm1_30, l3_30, m3_30, ml1_30, l4_30, lm2_30, m5_30, ml2_30, l6_30, lm3_30, m6_30, m7_30, ml3_30, m9_30, m10_30, ml4_30],[m1_31, ml0_31, l2_31, m2_31, lm1_31, l3_31, m3_31, ml1_31, l4_31, lm2_31, m5_31, ml2_31, l6_31, lm3_31, m6_31, m7_31, m9_31, m10_31],[m1_32, ml0_32, l2_32, m2_32, lm1_32, l3_32, m3_32, ml1_32, l4_32, lm2_32, m5_32, ml2_32, l6_32, lm3_32, m6_32, m7_32, m9_32, m10_32],[m1_33, ml0_33, l2_33, m2_33, lm1_33, l3_33, m3_33, ml1_33, l4_33, lm2_33, m5_33, ml2_33, l6_33, lm3_33, m6_33, m7_33, ml3_33, m9_33, m10_33, ml4_33],[m1_34, ml0_34, l2_34, m2_34, lm1_34, l3_34, m3_34, ml1_34, l4_34, lm2_34, m5_34, ml2_34, l6_34, lm3_34, m6_34, m7_34, m9_34, m10_34],[m1_35, ml0_35, l2_35, m2_35, lm1_35, l3_35, m3_35, ml1_35, l4_35, lm2_35, m5_35, ml2_35, l6_35, lm3_35, m6_35, m7_35, m9_35, m10_35],[m1_36, ml0_36, l2_36, m2_36, lm1_36, l3_36, m3_36, ml1_36, l4_36, lm2_36, m5_36, ml2_36, l6_36, lm3_36, m6_36, m7_36, ml3_36, m9_36, m10_36, ml4_36],[m1_37, ml0_37, l2_37, m2_37, lm1_37, l3_37, m3_37, ml1_37, l4_37, lm2_37, m5_37, ml2_37, l6_37, lm3_37, m6_37, m7_37, m9_37, m10_37],[m1_38, ml0_38, l2_38, m2_38, lm1_38, l3_38, m3_38, ml1_38, l4_38, lm2_38, m5_38, ml2_38, l6_38, lm3_38, m6_38, m7_38, m9_38, m10_38],[m1_39, ml0_39, l2_39, m2_39, lm1_39, l3_39, m3_39, ml1_39, l4_39, lm2_39, m5_39, ml2_39, l6_39, lm3_39, m6_39, m7_39, ml3_39, m9_39, m10_39, ml4_39],[m1_40, ml0_40, l2_40, m2_40, lm1_40, l3_40, m3_40, ml1_40, l4_40, lm2_40, m5_40, ml2_40, l6_40, lm3_40, m6_40, m7_40, m9_40, m10_40],[m1_41, ml0_41, l2_41, m2_41, lm1_41, l3_41, m3_41, ml1_41, l4_41, lm2_41, m5_41, ml2_41, l6_41, lm3_41, m6_41, m7_41, m9_41, m10_41],[m1_42, ml0_42, l2_42, m2_42, lm1_42, l3_42, m3_42, ml1_42, l4_42, lm2_42, m5_42, ml2_42, l6_42, lm3_42, m6_42, m7_42, ml3_42, m9_42, m10_42, ml4_42],[m1_43, ml0_43, l2_43, m2_43, lm1_43, l3_43, m3_43, ml1_43, l4_43, lm2_43, m5_43, ml2_43, l6_43, lm3_43, m6_43, m7_43, m9_43, m10_43],[m1_44, ml0_44, l2_44, m2_44, lm1_44, l3_44, m3_44, ml1_44, l4_44, lm2_44, m5_44, ml2_44, l6_44, lm3_44, m6_44, m7_44, m9_44, m10_44],[m1_45, ml0_45, l2_45, m2_45, lm1_45, l3_45, m3_45, ml1_45, l4_45, lm2_45, m5_45, ml2_45, l6_45, lm3_45, m6_45, m7_45, ml3_45, m9_45, m10_45, ml4_45],[m1_46, ml0_46, l2_46, m2_46, lm1_46, l3_46, m3_46, ml1_46, l4_46, lm2_46, m5_46, ml2_46, l6_46, lm3_46, m6_46, m7_46, m9_46, m10_46],[m1_47, ml0_47, l2_47, m2_47, lm1_47, l3_47, m3_47, ml1_47, l4_47, lm2_47, m5_47, ml2_47, l6_47, lm3_47, m6_47, m7_47, m9_47, m10_47],[m1_48, ml0_48, l2_48, m2_48, lm1_48, l3_48, m3_48, ml1_48, l4_48, lm2_48, m5_48, ml2_48, l6_48, lm3_48, m6_48, m7_48, ml3_48, m9_48, m10_48, ml4_48],[m1_49, ml0_49, l2_49, m2_49, lm1_49, l3_49, m3_49, ml1_49, l4_49, lm2_49, m5_49, ml2_49, l6_49, lm3_49, m6_49, m7_49, m9_49, m10_49],[m1_50, ml0_50, l2_50, m2_50, lm1_50, l3_50, m3_50, ml1_50, l4_50, lm2_50, m5_50, ml2_50, l6_50, lm3_50, m6_50, m7_50, m9_50, m10_50],[m1_51, ml0_51, l2_51, m2_51, lm1_51, l3_51, m3_51, ml1_51, l4_51, lm2_51, m5_51, ml2_51, l6_51, lm3_51, m6_51, m7_51, ml3_51, m9_51, m10_51, ml4_51],[m1_52, ml0_52, l2_52, m2_52, lm1_52, l3_52, m3_52, ml1_52, l4_52, lm2_52, m5_52, ml2_52, l6_52, lm3_52, m6_52, m7_52, m9_52, m10_52],[m1_53, ml0_53, l2_53, m2_53, lm1_53, l3_53, m3_53, ml1_53, l4_53, lm2_53, m5_53, ml2_53, l6_53, lm3_53, m6_53, m7_53, m9_53, m10_53],[m1_54, ml0_54, l2_54, m2_54, lm1_54, l3_54, m3_54, ml1_54, l4_54, lm2_54, m5_54, ml2_54, l6_54, lm3_54, m6_54, m7_54, ml3_54, m9_54, m10_54, ml4_54],[m1_55, ml0_55, l2_55, m2_55, lm1_55, l3_55, m3_55, ml1_55, l4_55, lm2_55, m5_55, ml2_55, l6_55, lm3_55, m6_55, m7_55, m9_55, m10_55],[m1_56, ml0_56, l2_56, m2_56, lm1_56, l3_56, m3_56, ml1_56, l4_56, lm2_56, m5_56, ml2_56, l6_56, lm3_56, m6_56, m7_56, m9_56, m10_56],[m1_57, ml0_57, l2_57, m2_57, lm1_57, l3_57, m3_57, ml1_57, l4_57, lm2_57, m5_57, ml2_57, l6_57, lm3_57, m6_57, m7_57, ml3_57, m9_57, m10_57, ml4_57],[m1_58, ml0_58, l2_58, m2_58, lm1_58, l3_58, m3_58, ml1_58, l4_58, lm2_58, m5_58, ml2_58, l6_58, lm3_58, m6_58, m7_58, m9_58, m10_58],[m1_59, ml0_59, l2_59, m2_59, lm1_59, l3_59, m3_59, ml1_59, l4_59, lm2_59, m5_59, ml2_59, l6_59, lm3_59, m6_59, m7_59, m9_59, m10_59],[m1_60, ml0_60, l2_60, m2_60, lm1_60, l3_60, m3_60, ml1_60, l4_60, lm2_60, m5_60, ml2_60, l6_60, lm3_60, m6_60, m7_60, ml3_60, m9_60, m10_60, ml4_60],[m1_61, ml0_61, l2_61, m2_61, lm1_61, l3_61, m3_61, ml1_61, l4_61, lm2_61, m5_61, ml2_61, l6_61, lm3_61, m6_61, m7_61, m9_61, m10_61],[m1_62, ml0_62, l2_62, m2_62, lm1_62, l3_62, m3_62, ml1_62, l4_62, lm2_62, m5_62, ml2_62, l6_62, lm3_62, m6_62, m7_62, m9_62, m10_62],[c3_0, cl2_0, c5_0, c6_0, cl0_0, cl1_0],[c3_1, cl2_1, c5_1, c6_1, cl0_1, cl1_1],[c3_2, cl2_2, c5_2, c6_2, cl0_2, cl1_2],[c3_3, cl2_3, c5_3, c6_3, cl0_3, cl1_3],[c3_4, cl2_4, c5_4, c6_4, cl0_4, cl1_4],[c3_5, cl2_5, c5_5, c6_5, cl0_5, cl1_5],[c3_6, cl2_6, c5_6, c6_6, cl0_6, cl1_6],[c3_7, cl2_7, c5_7, c6_7, cl0_7, cl1_7],[c3_8, cl2_8, c5_8, c6_8, cl0_8, cl1_8],[c3_9, cl2_9, c5_9, c6_9, cl0_9, cl1_9],[c3_10, cl2_10, c5_10, c6_10, cl0_10, cl1_10],[c3_11, cl2_11, c5_11, c6_11, cl0_11, cl1_11],[c3_12, cl2_12, c5_12, c6_12, cl0_12, cl1_12],[c3_13, cl2_13, c5_13, c6_13, cl0_13, cl1_13],[c3_14, cl2_14, c5_14, c6_14, cl0_14, cl1_14],[c3_15, cl2_15, c5_15, c6_15, cl0_15, cl1_15],[c3_16, cl2_16, c5_16, c6_16, cl0_16, cl1_16],[c3_17, cl2_17, c5_17, c6_17, cl0_17, cl1_17],[c3_18, cl2_18, c5_18, c6_18, cl0_18, cl1_18],[c3_19, cl2_19, c5_19, c6_19, cl0_19, cl1_19],[c3_20, cl2_20, c5_20, c6_20, cl0_20, cl1_20],

at fr.lip6.move.gal.instantiate.CompositeBuilder$Partition.getIndex(CompositeBuilder.java:1421)
at fr.lip6.move.gal.instantiate.CompositeBuilder.galToCompositeWithPartition(CompositeBuilder.java:556)
at fr.lip6.move.gal.instantiate.CompositeBuilder.decomposeWithOrder(CompositeBuilder.java:147)
at fr.lip6.move.gal.application.mcc.MccTranslator.applyOrder(MccTranslator.java:133)
at fr.lip6.move.gal.application.mcc.MccTranslator.flattenSpec(MccTranslator.java:230)
at fr.lip6.move.gal.application.runner.its.MultiOrderRunner.runMultiITS(MultiOrderRunner.java:124)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:1011)
at fr.lip6.move.gal.application.Application.start(Application.java:189)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:208)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:651)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:588)
at org.eclipse.equinox.launcher.Main.run(Main.java:1459)
at org.eclipse.equinox.launcher.Main.main(Main.java:1432)
[2024-05-25 10:31:55] [INFO ] Flatten gal took : 95 ms
[2024-05-25 10:31:55] [INFO ] Time to serialize gal into /tmp/LTLFireability5382656938714243012.gal : 31 ms
[2024-05-25 10:31:55] [INFO ] Time to serialize properties into /tmp/LTLFireability949900469121415637.ltl : 1 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64' '--gc-threshold' '2000000' '-i' '/tmp/LTLFireability5382656938714243012.gal' '-t' 'CGAL' '-LTL' '/tmp/LTLFireability949900469121415637.ltl' '-c' '-stutter-deadlock' '--gen-order' 'FOLLOW'

its-ltl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/L...296
Read 1 LTL properties
Checking formula 0 : !((X((G("(((((((m5_5>=1)||(m5_3>=1))||((m5_1>=1)||(m5_21>=1)))||(((m5_54>=1)||(m5_19>=1))||((m5_56>=1)||(m5_58>=1))))||((((m5_17>=1)||...1844
Formula 0 simplified : X(F!"(((((((m5_5>=1)||(m5_3>=1))||((m5_1>=1)||(m5_21>=1)))||(((m5_54>=1)||(m5_19>=1))||((m5_56>=1)||(m5_58>=1))))||((((m5_17>=1)||(m...1836
Detected timeout of ITS tools.
[2024-05-25 10:55:15] [INFO ] Flatten gal took : 111 ms
[2024-05-25 10:55:15] [INFO ] Input system was already deterministic with 2166 transitions.
[2024-05-25 10:55:15] [INFO ] Transformed 2401 places.
[2024-05-25 10:55:15] [INFO ] Transformed 2166 transitions.
Running greatSPN : cd /home/mcc/execution;'/home/mcc/BenchKit/bin//../itstools/bin//..//greatspn//bin/pinvar' '/home/mcc/execution/gspn'
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Running greatSPN : cd /home/mcc/execution;'/home/mcc/BenchKit/bin//../itstools/bin//..//greatspn//bin/RGMEDD2' '/home/mcc/execution/gspn' '-META' '-varord-only'
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Using order generated by GreatSPN with heuristic : META
[2024-05-25 10:55:16] [INFO ] Time to serialize gal into /tmp/LTLFireability4197732193731217150.gal : 25 ms
[2024-05-25 10:55:16] [INFO ] Time to serialize properties into /tmp/LTLFireability1998631827711300048.ltl : 1 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64' '--gc-threshold' '2000000' '-i' '/tmp/LTLFireability4197732193731217150.gal' '-t' 'CGAL' '-LTL' '/tmp/LTLFireability1998631827711300048.ltl' '-c' '-stutter-deadlock' '--load-order' '/home/mcc/execution/model.ord' '--gen-order' 'FOLLOW'

its-ltl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/L...342
Read 1 LTL properties
Successfully loaded order from file /home/mcc/execution/model.ord
Checking formula 0 : !((X((G("(((((((m5_5>=1)||(m5_3>=1))||((m5_1>=1)||(m5_21>=1)))||(((m5_54>=1)||(m5_19>=1))||((m5_56>=1)||(m5_58>=1))))||((((m5_17>=1)||...1844
Formula 0 simplified : X(F!"(((((((m5_5>=1)||(m5_3>=1))||((m5_1>=1)||(m5_21>=1)))||(((m5_54>=1)||(m5_19>=1))||((m5_56>=1)||(m5_58>=1))))||((((m5_17>=1)||(m...1836

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLFireability = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution LTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00020M0002C001P001G001"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool itstools"
echo " Input is FamilyReunion-COL-L00020M0002C001P001G001, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r158-smll-171636266800396"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00020M0002C001P001G001.tgz
mv FamilyReunion-COL-L00020M0002C001P001G001 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;