Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r157-smll-171636265000116.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool greatspnxred
Input is Echo-PT-d03r05, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r157-smll-171636265000116
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 19 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 04:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 160K Apr 12 04:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.1K Apr 12 04:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 59K Apr 12 04:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 716K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d03r05-LTLFireability-00
FORMULA_NAME Echo-PT-d03r05-LTLFireability-01
FORMULA_NAME Echo-PT-d03r05-LTLFireability-02
FORMULA_NAME Echo-PT-d03r05-LTLFireability-03
FORMULA_NAME Echo-PT-d03r05-LTLFireability-04
FORMULA_NAME Echo-PT-d03r05-LTLFireability-05
FORMULA_NAME Echo-PT-d03r05-LTLFireability-06
FORMULA_NAME Echo-PT-d03r05-LTLFireability-07
FORMULA_NAME Echo-PT-d03r05-LTLFireability-08
FORMULA_NAME Echo-PT-d03r05-LTLFireability-09
FORMULA_NAME Echo-PT-d03r05-LTLFireability-10
FORMULA_NAME Echo-PT-d03r05-LTLFireability-11
FORMULA_NAME Echo-PT-d03r05-LTLFireability-12
FORMULA_NAME Echo-PT-d03r05-LTLFireability-13
FORMULA_NAME Echo-PT-d03r05-LTLFireability-14
FORMULA_NAME Echo-PT-d03r05-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1716454343903

Invoking MCC driver with
BK_TOOL=greatspnxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d03r05
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool greatspn
Invoking reducer
Running Version 202405141337
[2024-05-23 08:52:26] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-23 08:52:26] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-23 08:52:27] [INFO ] Load time of PNML (sax parser for PT used): 537 ms
[2024-05-23 08:52:27] [INFO ] Transformed 1445 places.
[2024-05-23 08:52:27] [INFO ] Transformed 1190 transitions.
[2024-05-23 08:52:27] [INFO ] Found NUPN structural information;
[2024-05-23 08:52:27] [INFO ] Parsed PT model containing 1445 places and 1190 transitions and 8260 arcs in 785 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 23 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 6 formulas.
FORMULA Echo-PT-d03r05-LTLFireability-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d03r05-LTLFireability-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d03r05-LTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d03r05-LTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d03r05-LTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d03r05-LTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 72 out of 1445 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1445/1445 places, 1190/1190 transitions.
Reduce places removed 125 places and 0 transitions.
Iterating post reduction 0 with 125 rules applied. Total rules applied 125 place count 1320 transition count 1190
Applied a total of 125 rules in 295 ms. Remains 1320 /1445 variables (removed 125) and now considering 1190/1190 (removed 0) transitions.
// Phase 1: matrix 1190 rows 1320 cols
[2024-05-23 08:52:30] [INFO ] Computed 600 invariants in 2905 ms
[2024-05-23 08:53:18] [INFO ] Performed 549/1320 implicitness test of which 0 returned IMPLICIT in 41 seconds.
[2024-05-23 08:53:56] [INFO ] Performed 640/1320 implicitness test of which 0 returned IMPLICIT in 78 seconds.
[2024-05-23 08:54:23] [INFO ] Implicit Places using invariants in 115201 ms returned []
[2024-05-23 08:54:23] [INFO ] Invariant cache hit.
[2024-05-23 08:54:49] [INFO ] Implicit Places using invariants and state equation in 26067 ms returned []
Implicit Place search using SMT with State Equation took 141337 ms to find 0 implicit places.
Running 1189 sub problems to find dead transitions.
[2024-05-23 08:54:49] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/1319 variables, 1319/1319 constraints. Problems are: Problem set: 0 solved, 1189 unsolved
SMT process timed out in 31353ms, After SMT, problems are : Problem set: 0 solved, 1189 unsolved
Search for dead transitions found 0 dead transitions in 31401ms
Starting structural reductions in LTL mode, iteration 1 : 1320/1445 places, 1190/1190 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 173089 ms. Remains : 1320/1445 places, 1190/1190 transitions.
Support contains 72 out of 1320 places after structural reductions.
[2024-05-23 08:55:21] [INFO ] Flatten gal took : 273 ms
[2024-05-23 08:55:21] [INFO ] Flatten gal took : 150 ms
[2024-05-23 08:55:21] [INFO ] Input system was already deterministic with 1190 transitions.
Reduction of identical properties reduced properties to check from 22 to 21
RANDOM walk for 35877 steps (140 resets) in 2772 ms. (12 steps per ms) remains 0/21 properties
FORMULA Echo-PT-d03r05-LTLFireability-07 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
FORMULA Echo-PT-d03r05-LTLFireability-05 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Computed a total of 1320 stabilizing places and 1190 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1320 transition count 1190
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 7 out of 1320 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Graph (complete) has 4723 edges and 1320 vertex of which 1313 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.16 ms
Discarding 7 places :
Also discarding 1 output transitions
Drop transitions (Output transitions of discarded places.) removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 172 ms. Remains 1312 /1320 variables (removed 8) and now considering 1188/1190 (removed 2) transitions.
// Phase 1: matrix 1188 rows 1312 cols
[2024-05-23 08:55:25] [INFO ] Computed 594 invariants in 2151 ms
[2024-05-23 08:56:09] [INFO ] Performed 608/1312 implicitness test of which 0 returned IMPLICIT in 40 seconds.
[2024-05-23 08:56:34] [INFO ] Implicit Places using invariants in 71466 ms returned [615, 716, 737, 742, 763, 864]
Discarding 6 places :
Implicit Place search using SMT only with invariants took 71472 ms to find 6 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 1306/1320 places, 1188/1190 transitions.
Applied a total of 0 rules in 138 ms. Remains 1306 /1306 variables (removed 0) and now considering 1188/1188 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 71784 ms. Remains : 1306/1320 places, 1188/1190 transitions.
Stuttering acceptance computed with spot in 214 ms :[(NOT p0)]
Running random walk in product with property : Echo-PT-d03r05-LTLFireability-01
Product exploration explored 100000 steps with 401 reset in 1740 ms.
Product exploration explored 100000 steps with 401 reset in 1882 ms.
Computed a total of 1306 stabilizing places and 1188 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1306 transition count 1188
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [p0, (X p0), (F (G p0))]
False Knowledge obtained : [(X (X p0)), (X (X (NOT p0)))]
Property proved to be true thanks to knowledge (Minato strategy)
Knowledge based reduction with 3 factoid took 27 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA Echo-PT-d03r05-LTLFireability-01 TRUE TECHNIQUES KNOWLEDGE
Treatment of property Echo-PT-d03r05-LTLFireability-01 finished in 76509 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(p0)||F(G(((X(G(X(p1))) U p1) U !p2)))))'
Support contains 3 out of 1320 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Graph (complete) has 4723 edges and 1320 vertex of which 1313 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.7 ms
Discarding 7 places :
Also discarding 1 output transitions
Drop transitions (Output transitions of discarded places.) removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 115 ms. Remains 1312 /1320 variables (removed 8) and now considering 1188/1190 (removed 2) transitions.
[2024-05-23 08:56:39] [INFO ] Invariant cache hit.
[2024-05-23 08:57:24] [INFO ] Performed 598/1312 implicitness test of which 0 returned IMPLICIT in 40 seconds.
[2024-05-23 08:58:00] [INFO ] Performed 649/1312 implicitness test of which 1 returned IMPLICIT in 76 seconds.
[2024-05-23 08:58:33] [INFO ] Performed 668/1312 implicitness test of which 1 returned IMPLICIT in 109 seconds.
[2024-05-23 08:59:06] [INFO ] Performed 696/1312 implicitness test of which 1 returned IMPLICIT in 142 seconds.
[2024-05-23 08:59:13] [INFO ] Implicit Places using invariants in 153811 ms returned [615, 716, 737, 742, 763, 864]
Discarding 6 places :
Implicit Place search using SMT only with invariants took 153814 ms to find 6 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 1306/1320 places, 1188/1190 transitions.
Applied a total of 0 rules in 63 ms. Remains 1306 /1306 variables (removed 0) and now considering 1188/1188 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 153993 ms. Remains : 1306/1320 places, 1188/1190 transitions.
Stuttering acceptance computed with spot in 304 ms :[(AND (NOT p0) p2), p2, (AND p2 (NOT p1)), p2, (AND p2 (NOT p1)), (AND p2 (NOT p1))]
Running random walk in product with property : Echo-PT-d03r05-LTLFireability-02
Product exploration explored 100000 steps with 428 reset in 1936 ms.
Product exploration explored 100000 steps with 427 reset in 1779 ms.
Computed a total of 1306 stabilizing places and 1188 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1306 transition count 1188
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p0 (NOT p2) (NOT p1)), (X (NOT p2)), (X (NOT (AND (NOT p0) p2 (NOT p1)))), (X (NOT (AND p2 (NOT p1)))), (X (NOT (AND (NOT p0) p2))), (X p0), (X (NOT p1)), (X (X (NOT p2))), (X (X (NOT (AND p2 p1)))), (X (X (NOT (AND (NOT p0) p2 (NOT p1))))), (X (X (NOT (AND p2 (NOT p1))))), (X (X (NOT (AND (NOT p0) p2)))), (X (X p0)), (X (X (NOT p1))), (F (G p0)), (F (G (NOT p2))), (F (G (NOT p1)))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge (Minato strategy)
Knowledge based reduction with 17 factoid took 18 ms. Reduced automaton from 6 states, 19 edges and 3 AP (stutter insensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA Echo-PT-d03r05-LTLFireability-02 TRUE TECHNIQUES KNOWLEDGE
Treatment of property Echo-PT-d03r05-LTLFireability-02 finished in 158761 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((F(p0)&&F(G(p1)))))'
Support contains 7 out of 1320 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Graph (complete) has 4723 edges and 1320 vertex of which 1313 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.8 ms
Discarding 7 places :
Also discarding 1 output transitions
Drop transitions (Output transitions of discarded places.) removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 70 ms. Remains 1312 /1320 variables (removed 8) and now considering 1188/1190 (removed 2) transitions.
[2024-05-23 08:59:18] [INFO ] Invariant cache hit.
[2024-05-23 08:59:54] [INFO ] Performed 718/1312 implicitness test of which 2 returned IMPLICIT in 31 seconds.
[2024-05-23 08:59:59] [INFO ] Implicit Places using invariants in 41331 ms returned [615, 716, 737, 742, 763, 864]
Discarding 6 places :
Implicit Place search using SMT only with invariants took 41333 ms to find 6 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 1306/1320 places, 1188/1190 transitions.
Applied a total of 0 rules in 54 ms. Remains 1306 /1306 variables (removed 0) and now considering 1188/1188 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 41457 ms. Remains : 1306/1320 places, 1188/1190 transitions.
Stuttering acceptance computed with spot in 129 ms :[(OR (NOT p0) (NOT p1)), (NOT p0), (NOT p1)]
Running random walk in product with property : Echo-PT-d03r05-LTLFireability-03
Stuttering criterion allowed to conclude after 248 steps with 0 reset in 7 ms.
FORMULA Echo-PT-d03r05-LTLFireability-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property Echo-PT-d03r05-LTLFireability-03 finished in 41616 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G((F(p0)&&F(p1)))||G(p2)))'
Support contains 9 out of 1320 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Graph (complete) has 4723 edges and 1320 vertex of which 1313 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.6 ms
Discarding 7 places :
Also discarding 1 output transitions
Drop transitions (Output transitions of discarded places.) removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 93 ms. Remains 1312 /1320 variables (removed 8) and now considering 1188/1190 (removed 2) transitions.
[2024-05-23 08:59:59] [INFO ] Invariant cache hit.
[2024-05-23 09:00:34] [INFO ] Performed 801/1312 implicitness test of which 5 returned IMPLICIT in 30 seconds.
[2024-05-23 09:00:39] [INFO ] Implicit Places using invariants in 39369 ms returned [615, 716, 737, 742, 763, 864]
Discarding 6 places :
Implicit Place search using SMT only with invariants took 39372 ms to find 6 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 1306/1320 places, 1188/1190 transitions.
Applied a total of 0 rules in 58 ms. Remains 1306 /1306 variables (removed 0) and now considering 1188/1188 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 39524 ms. Remains : 1306/1320 places, 1188/1190 transitions.
Stuttering acceptance computed with spot in 239 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p1) (NOT p2))), (NOT p0), (NOT p1), (OR (NOT p0) (NOT p1))]
Running random walk in product with property : Echo-PT-d03r05-LTLFireability-06
Stuttering criterion allowed to conclude after 592 steps with 5 reset in 17 ms.
FORMULA Echo-PT-d03r05-LTLFireability-06 FALSE TECHNIQUES STUTTER_TEST
Treatment of property Echo-PT-d03r05-LTLFireability-06 finished in 39811 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(F(p0))&&(G(p1)||X(X(p2)))))'
Support contains 12 out of 1320 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 39 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
// Phase 1: matrix 1190 rows 1320 cols
[2024-05-23 09:00:41] [INFO ] Computed 600 invariants in 2351 ms
[2024-05-23 09:01:28] [INFO ] Performed 613/1320 implicitness test of which 0 returned IMPLICIT in 42 seconds.
[2024-05-23 09:02:02] [INFO ] Performed 642/1320 implicitness test of which 0 returned IMPLICIT in 76 seconds.
[2024-05-23 09:02:35] [INFO ] Performed 671/1320 implicitness test of which 0 returned IMPLICIT in 109 seconds.
[2024-05-23 09:03:10] [INFO ] Performed 713/1320 implicitness test of which 0 returned IMPLICIT in 144 seconds.
[2024-05-23 09:03:10] [INFO ] Timeout of Implicit test with SMT after 144 seconds.
[2024-05-23 09:03:10] [INFO ] Implicit Places using invariants in 150477 ms returned []
[2024-05-23 09:03:10] [INFO ] Invariant cache hit.
[2024-05-23 09:03:38] [INFO ] Implicit Places using invariants and state equation in 28765 ms returned []
Implicit Place search using SMT with State Equation took 179244 ms to find 0 implicit places.
Running 1189 sub problems to find dead transitions.
[2024-05-23 09:03:38] [INFO ] Invariant cache hit.
Error getting values : (error "ParserException while parsing response: (timeout
org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
At refinement iteration 0 (INCLUDED_ONLY) 0/1319 variables, 1319/1319 constraints. Problems are: Problem set: 0 solved, 1189 unsolved
SMT process timed out in 31066ms, After SMT, problems are : Problem set: 0 solved, 1189 unsolved
Search for dead transitions found 0 dead transitions in 31086ms
Finished structural reductions in LTL mode , in 1 iterations and 210376 ms. Remains : 1320/1320 places, 1190/1190 transitions.
Stuttering acceptance computed with spot in 306 ms :[(OR (NOT p0) (AND (NOT p1) (NOT p2))), (NOT p0), (NOT p0), (NOT p2), (AND (NOT p2) (NOT p1)), (NOT p2), true, (AND (NOT p1) (NOT p2)), (NOT p1)]
Running random walk in product with property : Echo-PT-d03r05-LTLFireability-09
Stuttering criterion allowed to conclude after 250 steps with 0 reset in 5 ms.
FORMULA Echo-PT-d03r05-LTLFireability-09 FALSE TECHNIQUES STUTTER_TEST
Treatment of property Echo-PT-d03r05-LTLFireability-09 finished in 210722 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(((G(p1) U p2)||p0)))'
Support contains 15 out of 1320 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 24 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
[2024-05-23 09:04:10] [INFO ] Invariant cache hit.
[2024-05-23 09:04:52] [INFO ] Performed 544/1320 implicitness test of which 0 returned IMPLICIT in 38 seconds.
[2024-05-23 09:05:26] [INFO ] Performed 579/1320 implicitness test of which 0 returned IMPLICIT in 72 seconds.
[2024-05-23 09:05:59] [INFO ] Performed 585/1320 implicitness test of which 0 returned IMPLICIT in 105 seconds.
[2024-05-23 09:06:34] [INFO ] Performed 621/1320 implicitness test of which 0 returned IMPLICIT in 139 seconds.
[2024-05-23 09:06:34] [INFO ] Timeout of Implicit test with SMT after 139 seconds.
[2024-05-23 09:06:34] [INFO ] Implicit Places using invariants in 143867 ms returned []
[2024-05-23 09:06:34] [INFO ] Invariant cache hit.
[2024-05-23 09:07:14] [INFO ] Performed 719/1320 implicitness test of which 0 returned IMPLICIT in 31 seconds.
[2024-05-23 09:07:19] [INFO ] Implicit Places using invariants and state equation in 44928 ms returned []
Implicit Place search using SMT with State Equation took 188797 ms to find 0 implicit places.
Running 1189 sub problems to find dead transitions.
[2024-05-23 09:07:19] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/1319 variables, 1319/1319 constraints. Problems are: Problem set: 0 solved, 1189 unsolved
SMT process timed out in 30883ms, After SMT, problems are : Problem set: 0 solved, 1189 unsolved
Search for dead transitions found 0 dead transitions in 30897ms
Finished structural reductions in LTL mode , in 1 iterations and 219721 ms. Remains : 1320/1320 places, 1190/1190 transitions.
Stuttering acceptance computed with spot in 232 ms :[(NOT p1), (AND (NOT p0) (NOT p2)), (OR (NOT p1) (NOT p2)), true, (AND (NOT p0) (NOT p2))]
Running random walk in product with property : Echo-PT-d03r05-LTLFireability-11
Product exploration explored 100000 steps with 50000 reset in 701 ms.
Product exploration explored 100000 steps with 50000 reset in 762 ms.
Computed a total of 1320 stabilizing places and 1190 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1320 transition count 1190
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p1) p0 (NOT p2)), (X (NOT p2)), (X (NOT (AND (NOT p0) (NOT p2) p1))), (X (NOT (AND (NOT p0) (NOT p2) (NOT p1)))), (X p0), (X (NOT p1)), (X (X (NOT (AND p2 p1)))), (X (X (NOT p2))), (X (X (NOT (AND (NOT p2) p1)))), (X (X (NOT p1))), (F (G (NOT p1))), (F (G p0)), (F (G (NOT p2)))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge (Minato strategy)
Knowledge based reduction with 13 factoid took 24 ms. Reduced automaton from 5 states, 9 edges and 3 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA Echo-PT-d03r05-LTLFireability-11 TRUE TECHNIQUES KNOWLEDGE
Treatment of property Echo-PT-d03r05-LTLFireability-11 finished in 222423 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F(p0)))'
Support contains 5 out of 1320 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 27 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
[2024-05-23 09:07:52] [INFO ] Invariant cache hit.
[2024-05-23 09:08:38] [INFO ] Performed 575/1320 implicitness test of which 0 returned IMPLICIT in 41 seconds.
[2024-05-23 09:09:13] [INFO ] Performed 621/1320 implicitness test of which 0 returned IMPLICIT in 76 seconds.
[2024-05-23 09:09:45] [INFO ] Performed 624/1320 implicitness test of which 0 returned IMPLICIT in 108 seconds.
[2024-05-23 09:10:19] [INFO ] Performed 633/1320 implicitness test of which 0 returned IMPLICIT in 142 seconds.
[2024-05-23 09:10:19] [INFO ] Timeout of Implicit test with SMT after 142 seconds.
[2024-05-23 09:10:19] [INFO ] Implicit Places using invariants in 146382 ms returned []
[2024-05-23 09:10:19] [INFO ] Invariant cache hit.
[2024-05-23 09:10:47] [INFO ] Implicit Places using invariants and state equation in 28103 ms returned []
Implicit Place search using SMT with State Equation took 174486 ms to find 0 implicit places.
Running 1189 sub problems to find dead transitions.
[2024-05-23 09:10:47] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/1319 variables, 1319/1319 constraints. Problems are: Problem set: 0 solved, 1189 unsolved
SMT process timed out in 30814ms, After SMT, problems are : Problem set: 0 solved, 1189 unsolved
Search for dead transitions found 0 dead transitions in 30828ms
Finished structural reductions in LTL mode , in 1 iterations and 205359 ms. Remains : 1320/1320 places, 1190/1190 transitions.
Stuttering acceptance computed with spot in 112 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : Echo-PT-d03r05-LTLFireability-13
Stuttering criterion allowed to conclude after 250 steps with 0 reset in 7 ms.
FORMULA Echo-PT-d03r05-LTLFireability-13 FALSE TECHNIQUES STUTTER_TEST
Treatment of property Echo-PT-d03r05-LTLFireability-13 finished in 205504 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)||X(X(X(F((G(p2)||p1)))))))'
Support contains 6 out of 1320 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 40 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
[2024-05-23 09:11:18] [INFO ] Invariant cache hit.
[2024-05-23 09:12:00] [INFO ] Performed 525/1320 implicitness test of which 0 returned IMPLICIT in 37 seconds.
[2024-05-23 09:12:37] [INFO ] Performed 600/1320 implicitness test of which 0 returned IMPLICIT in 74 seconds.
[2024-05-23 09:13:10] [INFO ] Performed 608/1320 implicitness test of which 0 returned IMPLICIT in 107 seconds.
[2024-05-23 09:13:44] [INFO ] Performed 643/1320 implicitness test of which 0 returned IMPLICIT in 141 seconds.
[2024-05-23 09:13:44] [INFO ] Timeout of Implicit test with SMT after 141 seconds.
[2024-05-23 09:13:44] [INFO ] Implicit Places using invariants in 146065 ms returned []
[2024-05-23 09:13:44] [INFO ] Invariant cache hit.
[2024-05-23 09:14:08] [INFO ] Implicit Places using invariants and state equation in 24391 ms returned []
Implicit Place search using SMT with State Equation took 170462 ms to find 0 implicit places.
Running 1189 sub problems to find dead transitions.
[2024-05-23 09:14:08] [INFO ] Invariant cache hit.
Error getting values : (error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
At refinement iteration 0 (INCLUDED_ONLY) 0/1319 variables, 1319/1319 constraints. Problems are: Problem set: 0 solved, 1189 unsolved
SMT process timed out in 30713ms, After SMT, problems are : Problem set: 0 solved, 1189 unsolved
Search for dead transitions found 0 dead transitions in 30728ms
Finished structural reductions in LTL mode , in 1 iterations and 201234 ms. Remains : 1320/1320 places, 1190/1190 transitions.
Stuttering acceptance computed with spot in 243 ms :[(AND (NOT p0) (NOT p1) (NOT p2)), (AND (NOT p0) (NOT p1) (NOT p2)), (AND (NOT p0) (NOT p1) (NOT p2)), (AND (NOT p0) (NOT p1) (NOT p2))]
Running random walk in product with property : Echo-PT-d03r05-LTLFireability-14
Product exploration explored 100000 steps with 25000 reset in 1099 ms.
Product exploration explored 100000 steps with 25000 reset in 786 ms.
Computed a total of 1320 stabilizing places and 1190 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1320 transition count 1190
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p0) p1 (NOT p2)), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0))), (F (G p1)), (F (G (NOT p2)))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge (Minato strategy)
Knowledge based reduction with 6 factoid took 23 ms. Reduced automaton from 4 states, 5 edges and 3 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA Echo-PT-d03r05-LTLFireability-14 TRUE TECHNIQUES KNOWLEDGE
Treatment of property Echo-PT-d03r05-LTLFireability-14 finished in 204361 ms.
All properties solved by simple procedures.
Total runtime 1336084 ms.
ITS solved all properties within timeout

BK_STOP 1716455683043

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d03r05"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="greatspnxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool greatspnxred"
echo " Input is Echo-PT-d03r05, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r157-smll-171636265000116"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d03r05.tgz
mv Echo-PT-d03r05 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;