About the Execution of LoLA for DoubleLock-PT-p3s3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.787 | 599790.00 | 607604.00 | 1424.50 | ????????????F??F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134700644.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleLock-PT-p3s3, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134700644
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 15:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 148K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 124K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.4M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-00
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-01
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-02
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-03
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-04
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-05
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-06
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-07
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-08
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-09
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-10
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-11
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-12
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-13
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-14
FORMULA_NAME DoubleLock-PT-p3s3-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717064712182
FORMULA DoubleLock-PT-p3s3-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s3-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717065311972
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 128 transitions removed,68 places removed
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 43 DoubleLock-PT-p3s3-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for DoubleLock-PT-p3s3-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 36 DoubleLock-PT-p3s3-LTLFireability-12
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for DoubleLock-PT-p3s3-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 436
[[35mlola[0m][I] fired transitions : 486
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DoubleLock-PT-p3s3-LTLFireability-00
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 12 DoubleLock-PT-p3s3-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 57 DoubleLock-PT-p3s3-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 57 DoubleLock-PT-p3s3-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for DoubleLock-PT-p3s3-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for DoubleLock-PT-p3s3-LTLFireability-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 43 DoubleLock-PT-p3s3-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for DoubleLock-PT-p3s3-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for DoubleLock-PT-p3s3-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for DoubleLock-PT-p3s3-LTLFireability-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 3/239 4/2000 DoubleLock-PT-p3s3-LTLFireability-00 392761 m, 78552 m/sec, 610388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 8/239 12/2000 DoubleLock-PT-p3s3-LTLFireability-00 1330613 m, 187570 m/sec, 2069268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 13/239 20/2000 DoubleLock-PT-p3s3-LTLFireability-00 2268030 m, 187483 m/sec, 3527473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 18/239 29/2000 DoubleLock-PT-p3s3-LTLFireability-00 3202935 m, 186981 m/sec, 4981768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 23/239 37/2000 DoubleLock-PT-p3s3-LTLFireability-00 4135992 m, 186611 m/sec, 6433190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 28/239 45/2000 DoubleLock-PT-p3s3-LTLFireability-00 5069709 m, 186743 m/sec, 7885641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 33/239 53/2000 DoubleLock-PT-p3s3-LTLFireability-00 6000544 m, 186167 m/sec, 9333607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 38/239 61/2000 DoubleLock-PT-p3s3-LTLFireability-00 6927669 m, 185425 m/sec, 10775801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 43/239 69/2000 DoubleLock-PT-p3s3-LTLFireability-00 7850979 m, 184662 m/sec, 12212059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 48/239 78/2000 DoubleLock-PT-p3s3-LTLFireability-00 8775390 m, 184882 m/sec, 13650033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 53/239 86/2000 DoubleLock-PT-p3s3-LTLFireability-00 9701221 m, 185166 m/sec, 15090214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 58/239 94/2000 DoubleLock-PT-p3s3-LTLFireability-00 10622913 m, 184338 m/sec, 16523958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 63/239 102/2000 DoubleLock-PT-p3s3-LTLFireability-00 11544637 m, 184344 m/sec, 17957751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 68/239 110/2000 DoubleLock-PT-p3s3-LTLFireability-00 12466616 m, 184395 m/sec, 19391939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 73/239 118/2000 DoubleLock-PT-p3s3-LTLFireability-00 13388016 m, 184280 m/sec, 20825230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 78/239 126/2000 DoubleLock-PT-p3s3-LTLFireability-00 14305517 m, 183500 m/sec, 22252452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 83/239 134/2000 DoubleLock-PT-p3s3-LTLFireability-00 15224548 m, 183806 m/sec, 23682056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 88/239 142/2000 DoubleLock-PT-p3s3-LTLFireability-00 16142091 m, 183508 m/sec, 25109345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 93/239 150/2000 DoubleLock-PT-p3s3-LTLFireability-00 17054007 m, 182383 m/sec, 26527880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 98/239 158/2000 DoubleLock-PT-p3s3-LTLFireability-00 17968507 m, 182900 m/sec, 27950436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 103/239 166/2000 DoubleLock-PT-p3s3-LTLFireability-00 18880497 m, 182398 m/sec, 29369087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 108/239 174/2000 DoubleLock-PT-p3s3-LTLFireability-00 19796996 m, 183299 m/sec, 30794754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 113/239 182/2000 DoubleLock-PT-p3s3-LTLFireability-00 20711374 m, 182875 m/sec, 32217119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 118/239 190/2000 DoubleLock-PT-p3s3-LTLFireability-00 21624770 m, 182679 m/sec, 33637959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 123/239 198/2000 DoubleLock-PT-p3s3-LTLFireability-00 22535229 m, 182091 m/sec, 35054227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 128/239 206/2000 DoubleLock-PT-p3s3-LTLFireability-00 23445443 m, 182042 m/sec, 36470116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 133/239 214/2000 DoubleLock-PT-p3s3-LTLFireability-00 24358853 m, 182682 m/sec, 37890976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 138/239 222/2000 DoubleLock-PT-p3s3-LTLFireability-00 25269033 m, 182036 m/sec, 39306811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 143/239 230/2000 DoubleLock-PT-p3s3-LTLFireability-00 26179899 m, 182173 m/sec, 40723714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 148/239 238/2000 DoubleLock-PT-p3s3-LTLFireability-00 27089423 m, 181904 m/sec, 42138529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 153/239 246/2000 DoubleLock-PT-p3s3-LTLFireability-00 27998181 m, 181751 m/sec, 43552153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 158/239 254/2000 DoubleLock-PT-p3s3-LTLFireability-00 28910833 m, 182530 m/sec, 44971833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 163/239 262/2000 DoubleLock-PT-p3s3-LTLFireability-00 29825408 m, 182915 m/sec, 46394507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 168/239 270/2000 DoubleLock-PT-p3s3-LTLFireability-00 30733973 m, 181713 m/sec, 47807829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 173/239 278/2000 DoubleLock-PT-p3s3-LTLFireability-00 31645379 m, 182281 m/sec, 49225571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 178/239 286/2000 DoubleLock-PT-p3s3-LTLFireability-00 32552950 m, 181514 m/sec, 50637349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 183/239 294/2000 DoubleLock-PT-p3s3-LTLFireability-00 33460130 m, 181436 m/sec, 52048518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 188/239 302/2000 DoubleLock-PT-p3s3-LTLFireability-00 34368149 m, 181603 m/sec, 53460991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 193/239 310/2000 DoubleLock-PT-p3s3-LTLFireability-00 35273834 m, 181137 m/sec, 54869834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 198/239 318/2000 DoubleLock-PT-p3s3-LTLFireability-00 36179701 m, 181173 m/sec, 56278960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 203/239 326/2000 DoubleLock-PT-p3s3-LTLFireability-00 37085214 m, 181102 m/sec, 57687537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 208/239 334/2000 DoubleLock-PT-p3s3-LTLFireability-00 37991824 m, 181322 m/sec, 59097818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 213/239 342/2000 DoubleLock-PT-p3s3-LTLFireability-00 38904067 m, 182448 m/sec, 60516863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 218/239 350/2000 DoubleLock-PT-p3s3-LTLFireability-00 39810013 m, 181189 m/sec, 61926113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 223/239 358/2000 DoubleLock-PT-p3s3-LTLFireability-00 40717268 m, 181451 m/sec, 63337399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 228/239 366/2000 DoubleLock-PT-p3s3-LTLFireability-00 41624242 m, 181394 m/sec, 64748247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 233/239 374/2000 DoubleLock-PT-p3s3-LTLFireability-00 42529552 m, 181062 m/sec, 66156506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 238/239 382/2000 DoubleLock-PT-p3s3-LTLFireability-00 43439507 m, 181991 m/sec, 67571993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for DoubleLock-PT-p3s3-LTLFireability-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 DoubleLock-PT-p3s3-LTLFireability-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DoubleLock-PT-p3s3-LTLFireability-00
[[35mlola[0m][I] time limit : 3346 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for DoubleLock-PT-p3s3-LTLFireability-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 5/239 9/2000 DoubleLock-PT-p3s3-LTLFireability-14 949092 m, 189818 m/sec, 1475791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 10/239 17/2000 DoubleLock-PT-p3s3-LTLFireability-14 1895381 m, 189257 m/sec, 2947795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 15/239 25/2000 DoubleLock-PT-p3s3-LTLFireability-14 2838954 m, 188714 m/sec, 4415576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 20/239 34/2000 DoubleLock-PT-p3s3-LTLFireability-14 3780286 m, 188266 m/sec, 5879870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 25/239 42/2000 DoubleLock-PT-p3s3-LTLFireability-14 4717532 m, 187449 m/sec, 7337809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 30/239 50/2000 DoubleLock-PT-p3s3-LTLFireability-14 5652752 m, 187044 m/sec, 8792595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 35/239 58/2000 DoubleLock-PT-p3s3-LTLFireability-14 6586702 m, 186790 m/sec, 10245406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 40/239 66/2000 DoubleLock-PT-p3s3-LTLFireability-14 7513923 m, 185444 m/sec, 11687751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 45/239 75/2000 DoubleLock-PT-p3s3-LTLFireability-14 8443858 m, 185987 m/sec, 13134316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 50/239 83/2000 DoubleLock-PT-p3s3-LTLFireability-14 9371795 m, 185587 m/sec, 14577773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 55/239 91/2000 DoubleLock-PT-p3s3-LTLFireability-14 10303983 m, 186437 m/sec, 16027844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 60/239 99/2000 DoubleLock-PT-p3s3-LTLFireability-14 11233771 m, 185957 m/sec, 17474179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 65/239 107/2000 DoubleLock-PT-p3s3-LTLFireability-14 12161095 m, 185464 m/sec, 18916685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 70/239 115/2000 DoubleLock-PT-p3s3-LTLFireability-14 13085072 m, 184795 m/sec, 20353981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 75/239 123/2000 DoubleLock-PT-p3s3-LTLFireability-14 14009556 m, 184896 m/sec, 21792068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 80/239 132/2000 DoubleLock-PT-p3s3-LTLFireability-14 14935804 m, 185249 m/sec, 23232897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 85/239 140/2000 DoubleLock-PT-p3s3-LTLFireability-14 15857845 m, 184408 m/sec, 24667183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 90/239 148/2000 DoubleLock-PT-p3s3-LTLFireability-14 16780037 m, 184438 m/sec, 26101705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 95/239 156/2000 DoubleLock-PT-p3s3-LTLFireability-14 17701047 m, 184202 m/sec, 27534388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 100/239 164/2000 DoubleLock-PT-p3s3-LTLFireability-14 18623053 m, 184401 m/sec, 28968619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 105/239 172/2000 DoubleLock-PT-p3s3-LTLFireability-14 19544709 m, 184331 m/sec, 30402306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 110/239 180/2000 DoubleLock-PT-p3s3-LTLFireability-14 20465656 m, 184189 m/sec, 31834889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 115/239 188/2000 DoubleLock-PT-p3s3-LTLFireability-14 21386983 m, 184265 m/sec, 33268066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 120/239 196/2000 DoubleLock-PT-p3s3-LTLFireability-14 22304018 m, 183407 m/sec, 34694564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 125/239 204/2000 DoubleLock-PT-p3s3-LTLFireability-14 23220100 m, 183216 m/sec, 36119581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 130/239 212/2000 DoubleLock-PT-p3s3-LTLFireability-14 24134990 m, 182978 m/sec, 37542743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 135/239 220/2000 DoubleLock-PT-p3s3-LTLFireability-14 25051080 m, 183218 m/sec, 38967774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 140/239 228/2000 DoubleLock-PT-p3s3-LTLFireability-14 25966021 m, 182988 m/sec, 40391014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 145/239 236/2000 DoubleLock-PT-p3s3-LTLFireability-14 26881594 m, 183114 m/sec, 41815237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 150/239 244/2000 DoubleLock-PT-p3s3-LTLFireability-14 27793673 m, 182415 m/sec, 43234028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 155/239 252/2000 DoubleLock-PT-p3s3-LTLFireability-14 28709466 m, 183158 m/sec, 44658594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 160/239 261/2000 DoubleLock-PT-p3s3-LTLFireability-14 29628867 m, 183880 m/sec, 46088775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 165/239 269/2000 DoubleLock-PT-p3s3-LTLFireability-14 30542174 m, 182661 m/sec, 47509474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 170/239 277/2000 DoubleLock-PT-p3s3-LTLFireability-14 31458731 m, 183311 m/sec, 48935230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 175/239 285/2000 DoubleLock-PT-p3s3-LTLFireability-14 32374457 m, 183145 m/sec, 50359692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 180/239 293/2000 DoubleLock-PT-p3s3-LTLFireability-14 33290731 m, 183254 m/sec, 51785007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 185/239 301/2000 DoubleLock-PT-p3s3-LTLFireability-14 34208905 m, 183634 m/sec, 53213278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 190/239 309/2000 DoubleLock-PT-p3s3-LTLFireability-14 35122405 m, 182700 m/sec, 54634279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 195/239 317/2000 DoubleLock-PT-p3s3-LTLFireability-14 36037382 m, 182995 m/sec, 56057576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 200/239 325/2000 DoubleLock-PT-p3s3-LTLFireability-14 36947045 m, 181932 m/sec, 57472606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 205/239 333/2000 DoubleLock-PT-p3s3-LTLFireability-14 37858169 m, 182224 m/sec, 58889911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 210/239 341/2000 DoubleLock-PT-p3s3-LTLFireability-14 38776097 m, 183585 m/sec, 60317800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 215/239 349/2000 DoubleLock-PT-p3s3-LTLFireability-14 39698950 m, 184570 m/sec, 61753348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 220/239 357/2000 DoubleLock-PT-p3s3-LTLFireability-14 40621834 m, 184576 m/sec, 63188945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 225/239 365/2000 DoubleLock-PT-p3s3-LTLFireability-14 41537234 m, 183080 m/sec, 64612901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 230/239 373/2000 DoubleLock-PT-p3s3-LTLFireability-14 42439996 m, 180552 m/sec, 66017198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 235/239 381/2000 DoubleLock-PT-p3s3-LTLFireability-14 43345566 m, 181114 m/sec, 67425862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 55 (type EXCL) for DoubleLock-PT-p3s3-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 43 DoubleLock-PT-p3s3-LTLFireability-13
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 DoubleLock-PT-p3s3-LTLFireability-14
[[35mlola[0m][I] time limit : 3106 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for DoubleLock-PT-p3s3-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 55 (type EXCL) for DoubleLock-PT-p3s3-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 DoubleLock-PT-p3s3-LTLFireability-10
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for DoubleLock-PT-p3s3-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 DoubleLock-PT-p3s3-LTLFireability-09
[[35mlola[0m][I] time limit : 310 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 5/310 9/2000 DoubleLock-PT-p3s3-LTLFireability-09 949425 m, 189885 m/sec, 1476308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 10/310 17/2000 DoubleLock-PT-p3s3-LTLFireability-09 1901533 m, 190421 m/sec, 2957367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 15/310 26/2000 DoubleLock-PT-p3s3-LTLFireability-09 2851572 m, 190007 m/sec, 4435206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 20/310 34/2000 DoubleLock-PT-p3s3-LTLFireability-09 3800665 m, 189818 m/sec, 5911573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 25/310 42/2000 DoubleLock-PT-p3s3-LTLFireability-09 4746626 m, 189192 m/sec, 7383067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 30/310 50/2000 DoubleLock-PT-p3s3-LTLFireability-09 5692429 m, 189160 m/sec, 8854315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 35/310 59/2000 DoubleLock-PT-p3s3-LTLFireability-09 6635076 m, 188529 m/sec, 10320654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 40/310 67/2000 DoubleLock-PT-p3s3-LTLFireability-09 7576936 m, 188372 m/sec, 11785772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 45/310 75/2000 DoubleLock-PT-p3s3-LTLFireability-09 8517169 m, 188046 m/sec, 13248356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 50/310 84/2000 DoubleLock-PT-p3s3-LTLFireability-09 9455170 m, 187600 m/sec, 14707469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 55/310 92/2000 DoubleLock-PT-p3s3-LTLFireability-09 10394951 m, 187956 m/sec, 16169350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 60/310 100/2000 DoubleLock-PT-p3s3-LTLFireability-09 11331634 m, 187336 m/sec, 17626412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 65/310 108/2000 DoubleLock-PT-p3s3-LTLFireability-09 12267436 m, 187160 m/sec, 19082104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 70/310 116/2000 DoubleLock-PT-p3s3-LTLFireability-09 13202003 m, 186913 m/sec, 20535876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 75/310 125/2000 DoubleLock-PT-p3s3-LTLFireability-09 14134438 m, 186487 m/sec, 21986331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 80/310 133/2000 DoubleLock-PT-p3s3-LTLFireability-09 15071360 m, 187384 m/sec, 23443764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 85/310 141/2000 DoubleLock-PT-p3s3-LTLFireability-09 16003298 m, 186387 m/sec, 24893446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 90/310 149/2000 DoubleLock-PT-p3s3-LTLFireability-09 16936436 m, 186627 m/sec, 26344993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 95/310 157/2000 DoubleLock-PT-p3s3-LTLFireability-09 17865169 m, 185746 m/sec, 27789689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s3-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s3-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 100/310 162/2000 DoubleLock-PT-p3s3-LTLFireability-09 18374761 m, 101918 m/sec, 28582389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p3s3"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleLock-PT-p3s3, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134700644"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p3s3.tgz
mv DoubleLock-PT-p3s3 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;