MCC'2024- Execution of r137-tall-171631134700635

About the Execution of LoLA for DoubleLock-PT-p3s2

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
0.000	308598.00	0.00	0.00	??FF?TF?TF??FF?F	normal

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134700635.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleLock-PT-p3s2, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134700635
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 764K
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 22 14:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.0K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 330K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-00
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-01
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-02
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-03
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-04
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-05
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-06
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-07
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-08
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-09
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-10
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-11
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-12
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-13
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-14
FORMULA_NAME DoubleLock-PT-p3s2-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717063115107

FORMULA DoubleLock-PT-p3s2-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s2-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s2-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s2-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s2-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s2-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s2-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s2-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s2-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717063423705

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 32 transitions removed,20 places removed
[[35mlola[0m][I] LAUNCH task # 14 (type CNST) for 13 DoubleLock-PT-p3s2-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 14 (type CNST) for DoubleLock-PT-p3s2-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 24 (type CNST) for 23 DoubleLock-PT-p3s2-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 36 (type CNST) for 35 DoubleLock-PT-p3s2-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 24 (type CNST) for DoubleLock-PT-p3s2-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 36 (type CNST) for DoubleLock-PT-p3s2-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 47 DoubleLock-PT-p3s2-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 DoubleLock-PT-p3s2-LTLCardinality-06
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for DoubleLock-PT-p3s2-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for DoubleLock-PT-p3s2-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 63
[[35mlola[0m][I] fired transitions : 64
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 10 DoubleLock-PT-p3s2-LTLCardinality-02
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 10 DoubleLock-PT-p3s2-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 3 DoubleLock-PT-p3s2-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for DoubleLock-PT-p3s2-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for DoubleLock-PT-p3s2-LTLCardinality-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 DoubleLock-PT-p3s2-LTLCardinality-15
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for DoubleLock-PT-p3s2-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 DoubleLock-PT-p3s2-LTLCardinality-08
[[35mlola[0m][I] time limit : 273 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for DoubleLock-PT-p3s2-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 DoubleLock-PT-p3s2-LTLCardinality-01
[[35mlola[0m][I] time limit : 296 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 16 DoubleLock-PT-p3s2-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for DoubleLock-PT-p3s2-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DoubleLock-PT-p3s2-LTLCardinality-00
[[35mlola[0m][I] time limit : 323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type FNDP) for 44 DoubleLock-PT-p3s2-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type FNDP) for DoubleLock-PT-p3s2-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 88 (type FNDP) for 47 DoubleLock-PT-p3s2-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type FNDP) for DoubleLock-PT-p3s2-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for DoubleLock-PT-p3s2-LTLCardinality-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for DoubleLock-PT-p3s2-LTLCardinality-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for DoubleLock-PT-p3s2-LTLCardinality-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/445 13/2000 DoubleLock-PT-p3s2-LTLCardinality-00 1890288 m, 378057 m/sec, 2256216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/445 27/2000 DoubleLock-PT-p3s2-LTLCardinality-00 3880771 m, 398096 m/sec, 4632008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/445 40/2000 DoubleLock-PT-p3s2-LTLCardinality-00 5841023 m, 392050 m/sec, 6971727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/445 53/2000 DoubleLock-PT-p3s2-LTLCardinality-00 7796325 m, 391060 m/sec, 9305538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/445 66/2000 DoubleLock-PT-p3s2-LTLCardinality-00 9741899 m, 389114 m/sec, 11627736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/445 79/2000 DoubleLock-PT-p3s2-LTLCardinality-00 11682828 m, 388185 m/sec, 13944386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/445 92/2000 DoubleLock-PT-p3s2-LTLCardinality-00 13622325 m, 387899 m/sec, 16259320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/445 105/2000 DoubleLock-PT-p3s2-LTLCardinality-00 15531456 m, 381826 m/sec, 18538030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/445 118/2000 DoubleLock-PT-p3s2-LTLCardinality-00 17464889 m, 386686 m/sec, 20845731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/445 131/2000 DoubleLock-PT-p3s2-LTLCardinality-00 19389193 m, 384860 m/sec, 23142541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/445 144/2000 DoubleLock-PT-p3s2-LTLCardinality-00 21320889 m, 386339 m/sec, 25448169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/445 157/2000 DoubleLock-PT-p3s2-LTLCardinality-00 23243924 m, 384607 m/sec, 27743467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/445 170/2000 DoubleLock-PT-p3s2-LTLCardinality-00 25175741 m, 386363 m/sec, 30049240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/445 183/2000 DoubleLock-PT-p3s2-LTLCardinality-00 27090409 m, 382933 m/sec, 32334548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/445 196/2000 DoubleLock-PT-p3s2-LTLCardinality-00 28993731 m, 380664 m/sec, 34606307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/445 209/2000 DoubleLock-PT-p3s2-LTLCardinality-00 30908602 m, 382974 m/sec, 36891857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/445 222/2000 DoubleLock-PT-p3s2-LTLCardinality-00 32834012 m, 385082 m/sec, 39189994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/445 235/2000 DoubleLock-PT-p3s2-LTLCardinality-00 34750532 m, 383304 m/sec, 41477505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/445 248/2000 DoubleLock-PT-p3s2-LTLCardinality-00 36666687 m, 383231 m/sec, 43764595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/445 260/2000 DoubleLock-PT-p3s2-LTLCardinality-00 38574998 m, 381662 m/sec, 46042315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/445 273/2000 DoubleLock-PT-p3s2-LTLCardinality-00 40488835 m, 382767 m/sec, 48326626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/445 286/2000 DoubleLock-PT-p3s2-LTLCardinality-00 42390653 m, 380363 m/sec, 50596598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/445 299/2000 DoubleLock-PT-p3s2-LTLCardinality-00 44291721 m, 380213 m/sec, 52865669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/445 312/2000 DoubleLock-PT-p3s2-LTLCardinality-00 46180558 m, 377767 m/sec, 55120145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/445 325/2000 DoubleLock-PT-p3s2-LTLCardinality-00 48091691 m, 382226 m/sec, 57401228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/445 337/2000 DoubleLock-PT-p3s2-LTLCardinality-00 49996177 m, 380897 m/sec, 59674390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/445 350/2000 DoubleLock-PT-p3s2-LTLCardinality-00 51897667 m, 380298 m/sec, 61943960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/445 363/2000 DoubleLock-PT-p3s2-LTLCardinality-00 53792597 m, 378986 m/sec, 64205708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/445 376/2000 DoubleLock-PT-p3s2-LTLCardinality-00 55692648 m, 380010 m/sec, 66473573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/445 389/2000 DoubleLock-PT-p3s2-LTLCardinality-00 57587377 m, 378945 m/sec, 68735080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/445 401/2000 DoubleLock-PT-p3s2-LTLCardinality-00 59482602 m, 379045 m/sec, 70997179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/445 414/2000 DoubleLock-PT-p3s2-LTLCardinality-00 61369444 m, 377368 m/sec, 73249274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/445 427/2000 DoubleLock-PT-p3s2-LTLCardinality-00 63279973 m, 382105 m/sec, 75529639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/445 440/2000 DoubleLock-PT-p3s2-LTLCardinality-00 65187592 m, 381523 m/sec, 77806540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/445 453/2000 DoubleLock-PT-p3s2-LTLCardinality-00 67087947 m, 380071 m/sec, 80074758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/445 465/2000 DoubleLock-PT-p3s2-LTLCardinality-00 68985979 m, 379606 m/sec, 82340211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/445 478/2000 DoubleLock-PT-p3s2-LTLCardinality-00 70885816 m, 379967 m/sec, 84607811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/445 491/2000 DoubleLock-PT-p3s2-LTLCardinality-00 72783208 m, 379478 m/sec, 86872504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/445 504/2000 DoubleLock-PT-p3s2-LTLCardinality-00 74674593 m, 378277 m/sec, 89130021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/445 517/2000 DoubleLock-PT-p3s2-LTLCardinality-00 76562382 m, 377557 m/sec, 91383248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/445 529/2000 DoubleLock-PT-p3s2-LTLCardinality-00 78460162 m, 379556 m/sec, 93648400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/445 542/2000 DoubleLock-PT-p3s2-LTLCardinality-00 80341327 m, 376233 m/sec, 95893711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 215/445 554/2000 DoubleLock-PT-p3s2-LTLCardinality-00 82170623 m, 365859 m/sec, 98077120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 220/445 567/2000 DoubleLock-PT-p3s2-LTLCardinality-00 84045982 m, 375071 m/sec, 100315506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 225/445 580/2000 DoubleLock-PT-p3s2-LTLCardinality-00 85926563 m, 376116 m/sec, 102560134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 230/445 592/2000 DoubleLock-PT-p3s2-LTLCardinality-00 87792476 m, 373182 m/sec, 104787245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 235/445 605/2000 DoubleLock-PT-p3s2-LTLCardinality-00 89656811 m, 372867 m/sec, 107012490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 240/445 617/2000 DoubleLock-PT-p3s2-LTLCardinality-00 91524717 m, 373581 m/sec, 109241971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 245/445 630/2000 DoubleLock-PT-p3s2-LTLCardinality-00 93402872 m, 375631 m/sec, 111483701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 250/445 643/2000 DoubleLock-PT-p3s2-LTLCardinality-00 95291844 m, 377794 m/sec, 113738341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 255/445 655/2000 DoubleLock-PT-p3s2-LTLCardinality-00 97180493 m, 377729 m/sec, 115992583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 260/445 668/2000 DoubleLock-PT-p3s2-LTLCardinality-00 99051454 m, 374192 m/sec, 118225724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 265/445 681/2000 DoubleLock-PT-p3s2-LTLCardinality-00 100924046 m, 374518 m/sec, 120460810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p3s2"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleLock-PT-p3s2, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134700635"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p3s2.tgz
mv DoubleLock-PT-p3s2 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;