MCC'2024- Execution of r137-tall-171631134700627

About the Execution of LoLA for DoubleLock-PT-p3s1

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16204.676	317020.00	321222.00	942.50	?????T?F????????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134700627.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleLock-PT-p3s1, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134700627
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 568K
-rw-r--r-- 1 mcc users 7.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Apr 22 14:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 22 14:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 13:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 172K Apr 12 13:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 13:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 105K Apr 12 13:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 39K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-00
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-01
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-02
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-03
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-04
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-05
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-06
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-07
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-08
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-09
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-10
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-11
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-12
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-13
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-14
FORMULA_NAME DoubleLock-PT-p3s1-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717062295118

FORMULA DoubleLock-PT-p3s1-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s1-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717062612138

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 4 transitions removed,6 places removed
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 25 DoubleLock-PT-p3s1-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 19 DoubleLock-PT-p3s1-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for DoubleLock-PT-p3s1-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 DoubleLock-PT-p3s1-LTLCardinality-06
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for DoubleLock-PT-p3s1-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 57 DoubleLock-PT-p3s1-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for DoubleLock-PT-p3s1-LTLCardinality-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/224 11/2000 DoubleLock-PT-p3s1-LTLCardinality-06 1543922 m, 308784 m/sec, 1918200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/224 21/2000 DoubleLock-PT-p3s1-LTLCardinality-06 3084401 m, 308095 m/sec, 3832129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 15/224 30/2000 DoubleLock-PT-p3s1-LTLCardinality-06 4610016 m, 305123 m/sec, 5727590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 20/224 40/2000 DoubleLock-PT-p3s1-LTLCardinality-06 6132687 m, 304534 m/sec, 7619393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 25/224 50/2000 DoubleLock-PT-p3s1-LTLCardinality-06 7640857 m, 301634 m/sec, 9493179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 30/224 60/2000 DoubleLock-PT-p3s1-LTLCardinality-06 9150101 m, 301848 m/sec, 11368302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 35/224 70/2000 DoubleLock-PT-p3s1-LTLCardinality-06 10654481 m, 300876 m/sec, 13237380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 40/224 79/2000 DoubleLock-PT-p3s1-LTLCardinality-06 12157895 m, 300682 m/sec, 15105256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 45/224 89/2000 DoubleLock-PT-p3s1-LTLCardinality-06 13663307 m, 301082 m/sec, 16975617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 50/224 99/2000 DoubleLock-PT-p3s1-LTLCardinality-06 15160614 m, 299461 m/sec, 18835907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 55/224 109/2000 DoubleLock-PT-p3s1-LTLCardinality-06 16661349 m, 300147 m/sec, 20700458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 60/224 118/2000 DoubleLock-PT-p3s1-LTLCardinality-06 18160844 m, 299899 m/sec, 22563466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 65/224 128/2000 DoubleLock-PT-p3s1-LTLCardinality-06 19653411 m, 298513 m/sec, 24417867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 70/224 137/2000 DoubleLock-PT-p3s1-LTLCardinality-06 21099295 m, 289176 m/sec, 26214269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 75/224 147/2000 DoubleLock-PT-p3s1-LTLCardinality-06 22558997 m, 291940 m/sec, 28027839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 80/224 156/2000 DoubleLock-PT-p3s1-LTLCardinality-06 24027901 m, 293780 m/sec, 29852841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 85/224 166/2000 DoubleLock-PT-p3s1-LTLCardinality-06 25492960 m, 293011 m/sec, 31673066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 90/224 175/2000 DoubleLock-PT-p3s1-LTLCardinality-06 26973533 m, 296114 m/sec, 33512565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 95/224 185/2000 DoubleLock-PT-p3s1-LTLCardinality-06 28437815 m, 292856 m/sec, 35331824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 100/224 194/2000 DoubleLock-PT-p3s1-LTLCardinality-06 29888951 m, 290227 m/sec, 37134751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 105/224 204/2000 DoubleLock-PT-p3s1-LTLCardinality-06 31359188 m, 294047 m/sec, 38961409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 110/224 213/2000 DoubleLock-PT-p3s1-LTLCardinality-06 32814461 m, 291054 m/sec, 40769475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 115/224 223/2000 DoubleLock-PT-p3s1-LTLCardinality-06 34274151 m, 291938 m/sec, 42583030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 120/224 232/2000 DoubleLock-PT-p3s1-LTLCardinality-06 35740812 m, 293332 m/sec, 44405246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 125/224 242/2000 DoubleLock-PT-p3s1-LTLCardinality-06 37200336 m, 291904 m/sec, 46218592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 130/224 251/2000 DoubleLock-PT-p3s1-LTLCardinality-06 38670007 m, 293934 m/sec, 48044547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 135/224 261/2000 DoubleLock-PT-p3s1-LTLCardinality-06 40131497 m, 292298 m/sec, 49860338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 140/224 270/2000 DoubleLock-PT-p3s1-LTLCardinality-06 41600629 m, 293826 m/sec, 51685623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 145/224 280/2000 DoubleLock-PT-p3s1-LTLCardinality-06 43065836 m, 293041 m/sec, 53506032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 150/224 289/2000 DoubleLock-PT-p3s1-LTLCardinality-06 44536445 m, 294121 m/sec, 55333152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 155/224 299/2000 DoubleLock-PT-p3s1-LTLCardinality-06 45999977 m, 292706 m/sec, 57151480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 160/224 308/2000 DoubleLock-PT-p3s1-LTLCardinality-06 47456012 m, 291207 m/sec, 58960493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 165/224 318/2000 DoubleLock-PT-p3s1-LTLCardinality-06 48912037 m, 291205 m/sec, 60769494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 170/224 327/2000 DoubleLock-PT-p3s1-LTLCardinality-06 50373957 m, 292384 m/sec, 62585818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 175/224 337/2000 DoubleLock-PT-p3s1-LTLCardinality-06 51816457 m, 288500 m/sec, 64378016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 180/224 346/2000 DoubleLock-PT-p3s1-LTLCardinality-06 53280027 m, 292714 m/sec, 66196391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 185/224 356/2000 DoubleLock-PT-p3s1-LTLCardinality-06 54742563 m, 292507 m/sec, 68013480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 190/224 365/2000 DoubleLock-PT-p3s1-LTLCardinality-06 56189157 m, 289318 m/sec, 69810764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 195/224 374/2000 DoubleLock-PT-p3s1-LTLCardinality-06 57644461 m, 291060 m/sec, 71618870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 200/224 384/2000 DoubleLock-PT-p3s1-LTLCardinality-06 59082260 m, 287559 m/sec, 73405226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 205/224 393/2000 DoubleLock-PT-p3s1-LTLCardinality-06 60521287 m, 287805 m/sec, 75193108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 210/224 402/2000 DoubleLock-PT-p3s1-LTLCardinality-06 61973258 m, 290394 m/sec, 76997071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 215/224 412/2000 DoubleLock-PT-p3s1-LTLCardinality-06 63411158 m, 287580 m/sec, 78783555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 220/224 421/2000 DoubleLock-PT-p3s1-LTLCardinality-06 64848641 m, 287496 m/sec, 80569517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for DoubleLock-PT-p3s1-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 DoubleLock-PT-p3s1-LTLCardinality-13
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 DoubleLock-PT-p3s1-LTLCardinality-06
[[35mlola[0m][I] time limit : 3374 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for DoubleLock-PT-p3s1-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for DoubleLock-PT-p3s1-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 DoubleLock-PT-p3s1-LTLCardinality-11
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for DoubleLock-PT-p3s1-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 35 DoubleLock-PT-p3s1-LTLCardinality-09
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for DoubleLock-PT-p3s1-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 DoubleLock-PT-p3s1-LTLCardinality-04
[[35mlola[0m][I] time limit : 280 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/280 24/2000 DoubleLock-PT-p3s1-LTLCardinality-04 3651113 m, 730222 m/sec, 4536226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/280 47/2000 DoubleLock-PT-p3s1-LTLCardinality-04 7154606 m, 700698 m/sec, 8889051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/280 69/2000 DoubleLock-PT-p3s1-LTLCardinality-04 10619904 m, 693059 m/sec, 13194420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/280 92/2000 DoubleLock-PT-p3s1-LTLCardinality-04 14092003 m, 694419 m/sec, 17508239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 25/280 114/2000 DoubleLock-PT-p3s1-LTLCardinality-04 17533832 m, 688365 m/sec, 21784452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 30/280 137/2000 DoubleLock-PT-p3s1-LTLCardinality-04 20988987 m, 691031 m/sec, 26077220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 35/280 159/2000 DoubleLock-PT-p3s1-LTLCardinality-04 24431566 m, 688515 m/sec, 30354364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 40/280 181/2000 DoubleLock-PT-p3s1-LTLCardinality-04 27848785 m, 683443 m/sec, 34600000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 45/280 203/2000 DoubleLock-PT-p3s1-LTLCardinality-04 31254295 m, 681102 m/sec, 38831087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 50/280 225/2000 DoubleLock-PT-p3s1-LTLCardinality-04 34644667 m, 678074 m/sec, 43043369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 55/280 247/2000 DoubleLock-PT-p3s1-LTLCardinality-04 38039655 m, 678997 m/sec, 47261384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 60/280 269/2000 DoubleLock-PT-p3s1-LTLCardinality-04 41403563 m, 672781 m/sec, 51440785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 65/280 291/2000 DoubleLock-PT-p3s1-LTLCardinality-04 44759575 m, 671202 m/sec, 55610375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 70/280 312/2000 DoubleLock-PT-p3s1-LTLCardinality-04 48072587 m, 662602 m/sec, 59726542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 75/280 334/2000 DoubleLock-PT-p3s1-LTLCardinality-04 51386213 m, 662725 m/sec, 63843471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p3s1-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-07: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p3s1-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-09: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p3s1-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 80/280 355/2000 DoubleLock-PT-p3s1-LTLCardinality-04 54724668 m, 667691 m/sec, 67991249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 403 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p3s1"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleLock-PT-p3s1, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134700627"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p3s1.tgz
mv DoubleLock-PT-p3s1 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;